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Abstract
In this thesis we seek to develop smaller, less expensive, and more efficient power electronics.
We also investigate emerging applications where the proper implementation of these new
types of power converters can have a significant impact on the overall system performance.
We have developed a new two-stage dc-dc converter architecture suitable for low-voltage
CMOS power delivery. The architecture, which combines the benefits of switched-capacitor
and inductor-based converters, achieves both large voltage step-down and high switching
frequency, while maintaining good efficiency. We explore the benefits of a new soft-charging
technique that drastically reduces the major loss mechanism in switched-capacitor convert-
ers, and we show experimental results from a 5-to-1 V, 0.8 W integrated dc-dc converter
developed in 180 nm CMOS technology.
The use of power electronics to increase system performance in a portable thermopho-
tovoltaic power generator is also investigated in this thesis. We show that mechanical
non-idealities in a MEMS fabricated energy conversion device can be mitigated with the
help of low-voltage distributed maximum power point tracking (MPPT) dc-dc converters.
As part of this work, we explore low power control and sensing architectures, and present
experimental results of a 300 mW integrated MPPT developed in 0.35 um CMOS with all
power, sensing and control circuitry on chip.
The final piece of this thesis investigates the implementation of distributed power elec-
tronics in solar photovoltaic applications. We explore the benefits of small, intelligent power
converters integrated directly into the solar panel junction box to enhance overall energy
capture in real-world scenarios. To this end, we developed a low-cost, high efficiency (>98%)
power converter that enables intelligent control and energy conversion at the sub-panel level.
Experimental field measurements show that the solution can provide up to a 35% increase in
panel output power during partial shading conditions compared to current state-of-the-art
solutions.
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Chapter 1
Introduction
1.1 Introduction
W
ITH the continued downward scaling of semiconductor devices described by Moore’s
law, information processing circuits have achieved substantial reductions in size,
and improvements in performance. The field of power electronics has not benefited to the
same extent from Moore’s law, owing to the fundamental differences between processing
energy and processing information. As a result, modern electronic products are very often
limited by the power electronics when it comes to size, weight, and cost. This thesis seeks
to address this issue by exploring new architectures that enable drastically reduced size of
the power electronics, while maintaining high efficiency and power density.
One application area that is investigated is that of CMOS power delivery. Specifically,
the work presented here makes use of device characteristics in standard CMOS processes to
implement architectures that enable large voltage step-down at high switching frequency. In
addition, fundamental limits of switched-capacitor power converters are investigated, and
methods to improve their efficiency are explored.
In addition to fundamental advancements of power electronics architectures themselves,
this thesis seeks to identify and analyze applications where small, efficient, low-voltage
power converters can improve system-level performance in energy conversion devices. Two
applications that are explored in detail are thermophotovoltaic energy conversion and solar
photovoltaics. Challenges associated with control losses and conversion efficiencies at low
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power and voltage are investigated, and several experimental implementations are demon-
strated that enable an increase in system-level efficiency.
1.2 Organization of Thesis
The challenge of low-voltage CMOS power delivery is addressed in Chapters 2, 3, and 4. A
new power converter architecture (merged two-stage architecture) that leverages the proper-
ties of CMOS transistors and switched-capacitor power converters is introduced in Chapter
2, together with mathematical analysis and simulated performance comparison that high-
lights the strengths of the proposed architecture compared to state-of-the-art solutions. The
chapter introduces the concept of soft charging operation, which recycles energy normally
dissipated in switched-capacitor power converters, thereby increasing the overall converter
efficiency, while also reducing the converter size.
Chapter 3 contains a description of the first experimental prototype that implements the
soft charging techniques, implemented using discrete components. A comparison to regular
operation is provided, together with experimental waveforms.
In Chapter 4 a fully integrated version of the merged two-stage architecture is presented,
developed in a 180 nm CMOS process. All requisite components for soft charging oper-
ation are described, together with a startup scheme that solves practical implementation
issues normally associated with switched-capacitor converters. A feed-forward control im-
plementation that is a critical component of soft charging operation is presented, along with
experimental results and a comparison to conventional solutions.
Chapter 5 presents the background information of a large interdisciplinary thermophoto-
voltaic generator project and the associated power electronics challenges. We introduce a
distributed maximum power point tracking (MPPT) architecture that solves many of the
mechanical challenges of the system by using intelligent power electronics. The distributed
solution offers increased energy capture compared to conventional techniques, and can be
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adapted to other energy sources in addition to the TPV system considered in this work.
A discrete prototype of the distributed MPPT system is presented in Chapter 6, along
with techniques to achieve low power sensing and control and high power efficiency con-
version. A description of suitable MPPT algorithms and their practical implementation
are provided, as well as a discussion about tracking speed and precision trade-offs for this
particular implementation. Furthermore, experimental results of the circuit operating with
a TPV power generator are presented, and represents the first (to our knowledge) full
system-level demonstration of a micro-TPV power generator.
Chapter 7 contains a detailed description of a custom CMOS implementation of the
control and power stage of a distributed MPPT for the TPV power generator. A custom low-
power loss-less current sensing ADC is presented, along with a fully digital implemenation
of an MPPT algorithm in 0.35 µm CMOS. A soft-switching power stage and a detailed
size/efficiency comparison are also presented in this chapter, as well as experimental results
and characterization of the system.
Finally, Chapter 8 contains the last contribution of this thesis, which is a sub-module
integrated MPPT converter for solar photovoltaic applications. An analysis of state-of-the-
art PV power electronics solutions is provided, along with a survey of appropriate power
converter topologies for distributed MPPT for solar PV applicatons. We address global
and local control algorithms, and present an experimental prototype used to evaluate the
control techniques. Finally, static and dynamic field testing is presented, which illustrate the
benefits achieved by the distributed sub-module power electronics in solar PV applications.
– 31 –

Chapter 2
Merged Two-Stage Converter
2.1 Motivation
Shown in Figure 2.1 is a conventional method for delivering power from an input voltage
to a low-voltage load such as CMOS circuitry. In this approach, to a CMOS load circuit,
an off-chip converter takes the relatively high (e.g., 5-12 V) input voltage and performs a
step-down to the low-voltage (e.g., 1-2 V) load. Because the power transistors in the off-chip
converter must be rated for the full input voltage, they will have relatively high parasitic
capacitance (for a reasonable on-state resistance) which will limit the achievable switching
frequency. A low switching frequency will in turn necessitate large passive components,
which contribute to an overall large power converter volume and cost. The low achievable
switching frequency of the power transistors also lead to a control bandwidth that is low,
and hence relatively large output capacitance is needed to handle transient events such
as the CMOS load going from sleep mode to full active mode. The result of this power
delivery architecture is that in today’s electronics, the power converter can make up the
majority of the weight and volume of the system, and is thus often the bottleneck to achieve
miniaturization and integration.
For magnetics-based designs operating at low, narrow-range input voltages (e.g., 2 V in
and 1 V out), it is possible to achieve extremely high switching frequencies (up to hun-
dreds of MHz [1–3]), along with correspondingly high control bandwidths and small passive
components (e.g., inductors and capacitors). It also becomes possible to integrate portions
of the converter with a microprocessor load in some cases. These opportunities arise from
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Figure 2.1: Schematic drawing of conventional CMOS power delivery. The transistors of the off-
chip power converter must block the full input voltage, resulting in the use of slow, high-voltage
transistors that must operate at a low switching frequency.
the ability to use fast, low-voltage, process-compatible transistors in the power converter.
However, at higher input voltages and wider input voltage ranges, much lower switching fre-
quencies (on the order of a few MHz and below) are the norm, due to the need to use slow
extended-voltage transistors (on die) or discrete high-voltage transistors. This results in
much lower control bandwidth, and large, bulky passive components (especially magnetics)
which are not suitable for integration or co-packaging with the devices.
Another conversion approach that has received attention for low-voltage electronics is the
use of switched-capacitor (SC) based dc-dc converters [4–10]. This family of converters is
well-suited for integration and/or co-packaging of passive components with semiconductor
devices, because they do not require any magnetic devices (inductors or transformers). A
SC circuit consists of a network of switches and capacitors, where the switches are turned
on and off periodically to cycle the network through different topological states. Depending
on the topology of the network and the number of switches and capacitors, efficient step-up
or step-down power conversion can be achieved at different conversion ratios.
There are, however, certain limitations of the SC dc-dc converters that have prohibited
their widespread use. Chief among these is the relatively poor output voltage regulation in
the presence of varying input voltage. The efficiency of SC converters drops quickly as the
conversion ratio moves away from the ideal (rational) ratio of a given topology and operating
mode. In fact, in many topologies the output voltage can only be regulated for a narrow
range of input voltages while maintaining an acceptable conversion efficiency [6, 7, 11]. SC
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dc-dc converters have been described in the literature [4–7, 9] for various conversion ratios
and applications, and the technology has been commercialized. These types of converters
have found widespread use in low-power battery-operated applications, thanks to their small
physical size and excellent light-load operation.
Another disadvantage of early SC converters is discontinuous input current which has been
addressed in [12,13]. These new techniques, however, still suffer from the same degradation
of efficiency with improved regulation as previous designs.
One means to partially address these limitations is to cascade a SC converter having a
fixed step-down ratio with a low-frequency switching power converter having a wide input
voltage range [14] to provide efficient regulation of the output. Other techniques [15, 16]
integrate a SC circuit within a buck or boost converter to achieve large conversion ratios.
However, the regulation bandwidth of these techniques is still limited by the slow switching
of the SC stage.
Another approach that has been employed is to use a SC topology that can provide
efficient conversion for multiple specific conversion ratios (under different operating modes)
and select the operating mode that gives the output voltage that is closest to the desired
voltage for any given input voltage [7, 17]. However, none of these approaches are entirely
satisfactory in achieving the desired levels of performance and integration.
2.2 Two-stage architecture
Fig. 2.2 shows a block diagram of a two-stage converter that combines a high efficiency
switched-capacitor transformation stage with a high-frequency, low-voltage regulation stage.
This strategy makes use of on-die device characteristics available in CMOS processes. As
examined in [18], low-voltage submicron CMOS processes inherently provide far higher
achievable switching frequencies than higher-voltage processes. In a given process, one often
has access to both slow, moderate-blocking-voltage devices and fast, low-voltage devices.
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Figure 2.2: Block diagram illustrating a two-stage converter. The transformation stage can be
constructed using slow, high voltage devices and operated at a slow switching frequency, while the
regulation stage can be constructed with fast, low-voltage devices and operated at a high switching
frequency.
The converter architecture of Fig. 2.2 is well-suited to the available devices in such a process:
The SC transformation stage can achieve a large voltage step-down, and can be designed
for very high power density and efficiency using slow, moderate-voltage devices at relatively
low switching frequency. The unregulated voltage, Vunreg is low so that the regulating stage
can utilize fast, low-voltage devices operating at a high switching frequency to provide high-
bandwidth regulation and a small additional voltage step-down. Since the regulation stage
operates at a high frequency, the size of its passive components can be made small. By
separating the transformation and regulation stage in this manner, the benefits typically
associated with SC converters (i.e. high efficiency, high power density) can be preserved,
while the main drawback (poor regulation) is done away with by the use of a separate
magnetic regulation stage. Furthermore, since the regulation stage only sees a very low
voltage, it can operate at a much higher frequency and control bandwidth than a single,
conventional switching power converter that needs to provide a large step-down in voltage.
It should also be noted that if a switched-capacitor stage capable of multiple conversion
ratios (e.g. 1:1, 2:1, and 3:1) is utilized, one can dynamically change the conversion ratio of
the transformation stage (e.g. as a function of input voltage). This enables such a system
to function over a wide range of input voltages, while preserving a low and relatively narrow
voltage range on the regulation stage.
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2.3 Merged Two-stage Converter
In addition to the benefits listed above, yet another advantage can be realized by a suitable
implementation of the two-stage approach. To understand this concept, it is illustrative
to first consider the fundamental trade-offs in efficiency, capacitance, and frequency in a
conventional switched-capacitor converter.
The circuit shown in Fig. 2.3 is a simple example which illustrates the loss mechanism for
charging of the capacitors in the SC stage. In this example, a single capacitor represents the
“stack” of capacitors typically seen in a SC converter, while the switch likewise represents
the total switch resistance of all transistors in the charging path.
Fig. 2.3 shows an example of the charging process of a capacitor C as is done in a
conventional SC circuit. The switch has some small value of on-state resistance. The
capacitor has an initial charge of VC = VS −∆V , and the switch is closed at t = 0. After
t = 0+, the difference between voltage VS and the capacitor voltage at each instance in
time appears across the switch. If charging is allowed to continue for a sufficient period of
time (the so-called “slow switching limit”), the voltage across the capacitor will charge up
to VS , and the voltage across the switch will become 0 V. The instantaneous voltage across
the switch and the current through it results in a power loss during the charging phase of
the capacitor.
Figure 2.3b shows simulated waveforms, with an initial capacitor voltage of 2.5 V, a
switch resistance of 10 mΩ, and a capacitor value of 10 µF. It can be seen from the plot
that the capacitor voltage charges up to a final voltage of 5 V with the typical exponential
characteristics of a first-order system with a time constant RC. The switch current iC
falls of with the same time constant, as the voltage across it decreases when the capacitor
charges up. The high initial value is what is often-time a problem in SC converters, as
small switch resistances can give rise to very large impulse-type currents. Also shown is the
power dissipated in the switch, which is the product of vSW and iC .
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Figure 2.3: Charging of capacitor from a constant voltage source. Schematic shown in (a), along
with simulated waveforms ((b)0 for an initial capacitor voltage of 2.5 V, a switch resistance of 10
mΩ, and a capacitor value of 10 µF.
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It is important to note that this fixed charge-up loss associated with this power dissipation
cannot be reduced by employing switches with lower on-state resistance. A lower parasitic
R will only result in larger peak currents of shorter duration, but the total power loss in
each charge cycle will remain the same. This can be clearly seen from Eq. 2.2, which shows
that the energy lost in charging (Esw) in the slow-switching limit is independent of the
switch resistance.
Esw =
t=∞∫
t=0
Isw × Vsw dt =
t=∞∫
t=0
C
dVC
dt
× (VS − VC) dt (2.1)
Esw =
VS∫
VS−∆V
C × (VS − VC) dVC =
1
2
C(∆V )2 (2.2)
Thus, for a conventional SC circuit, a fixed amount of charge-up energy loss proportional
to 1
2
C(∆V )2 will result at each switch interval, where ∆V corresponds to the difference
between the initial (t = 0) voltage of the capacitor and the final voltage. As seen from
the plot showing total energy dissipated (Ediss of Fig. 2.3b), the total energy dissipated
is 31.25 µJ, which is
1
2
C(∆V )2 for the capacitor and voltage values of the simulation1.
Consequently, conventional SC converters require either large capacitors or high switching
frequencies to minimize ∆V (and the associated power loss), and achieve high efficiency
and power levels [5, 19].
This coupling between switching frequency and capacitor size for conventional SC convert-
ers has been well explained in [20], where the concept of slow switching and fast switching
limits were introduced to illustrate the concept. In the fast switching limit (FSL), the cur-
rent flow between capacitor is constant, and the switching frequency is sufficiently high for
a given capacitor size such that each capacitor does not reach equilibrium before the switch
configuration is altered again. The switch on-state resistance and other circuit resistances
are high enough such that the capacitor only incrementally charges and discharges, but
1Note that these and the following simulations will show a small discrepancy between the theoretical and
simulated values, owing to the numerical precision of the SPICE tool.
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never reaches steady-state for a given switch configuration. In FSL operation, the capacitor
charging and discharging losses come entirely from losses in resistive elements. There is
thus a lower bound on loss for a given circuit resistance, which cannot be made smaller by
increasing the size of the capacitors or the switching frequency. It should be noted that in
order to operate at the FLS, one must typically employ large capacitors (i.e. large converter
volume) or high switching frequency (i.e. high switching loss).
Operation at the slow switching limit (SSL) corresponds to to the scenario described
above, where
1
2
C(∆V )2 of energy is lost in each switching cycle. While the authors of [20]
uses charge multipliers rather than the detailed time-domain equations above, the resulting
loss is the same.
However, as is shown below, this tight dependence of efficiency on capacitance and switch-
ing frequency in the SC converter can be mitigated through the appropriate merging be-
tween the SC (transformation) stage and the regulating stage in our two-stage converter. In
this thesis we propose a method to achieve small loss levels associated with the FSL, while
being able to operate at substantially lower switching frequency than what is established
in [20] for conventional SC converters. Lower switching frequency has the benefit of reduced
switching loss, and hence higher conversion efficiency.
As a means to better understand the proposed solution to the lossy charging of switched-
capacitor converters, we will first consider the case shown in Fig. 2.4a. Here we have placed
a current source in series with the charging path, which maintains the charging current at a
steady value (IL). As can be seen in Fig. 2.4b, the peak charging current has been greatly
reduced, and is now constant throughout the charging process. Furthermore the plot of
power dissipation (VL ∗ IL) in the current load shows a linearly decreasing power loss. As
can be seen from Eq. 2.5, almost all the energy loss is now in the current source, if the
switch resistance is made low.
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Figure 2.4: Current-load assisted charging of capacitor from a constant voltage source. Schematic
shown in (a), along with simulated waveforms ((b)) for an initial capacitor voltage of 2.5 V, a switch
resistance of 10 mΩ, and a capacitor value of 10 µF . The current load is constant at 1 A.
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Ecurrent−source =
t=∞∫
t=0
IL × VL dt =
t=∞∫
t=0
IL × (VS − Vsw − VC) dt (2.3)
Ecurrent−source =
t=∞∫
t=0
IL × (VS − ILRsw − VC) dt '
t=∞∫
t=0
C
dVC
dt
× (VS − VC) dt (2.4)
Ecurrent−source '
1
2
C(∆V )2, (2.5)
,
where the approximation has been made that the ILRsw product is small, which can be
ensured by the proper choice of switch resistance and/or current value. In the simulation
example used, it can be seen from the bottom plot of Fig. 2.4b that the total dissipated
power in the current load (Ediss) is very close to
1
2
C(∆V )2, for the case when a current
load value of 1 A is used together with the simulation parameters stated previously (and
hence, the approximation of (2.4) is valid). By introducing a current source in the charging
path we have moved the charging loss from the switch to the current source, but its value
is still the same (again, assuming low switch resistance).
Fig. 2.5a illustrates the proposed method to improve the efficiency of the SC circuit.
Here we replace the constant current source with a dc-dc converter. In this circuit, the
dc-dc converter is operating at a much higher switching frequency than the SC stage, such
that is appears to the SC stage as a constant power sink when the switch is closed. The
system is designed such that the majority of the difference between source voltage VS and
the capacitor stack voltage VC appears across the input of the dc-dc converter when the
capacitor is charging. Instead of being dissipated as heat in the switch resistance, the
energy associated with charging the capacitor stack is delivered to the output of the dc-dc
converter.
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Figure 2.5: Soft charging of capacitor with the help of dc-dc converter. Schematic shown in (a),
along with simulated waveforms ((b)) for an initial capacitor voltage of 2.5 V, a switch resistance
of 10 mΩ, and a capacitor value of 10 µF. The dc-dc converter is acting like a constant 2 W power
sink.
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By using an auxiliary dc-dc converter to absorb the effective ∆V of the capacitor, the
impulse-like charging current spikes typically associated with conventional SC converters
are replaced with a smooth charging current, whose value is determined by the output
power of the dc-dc converter and the value of ∆V . We term this technique soft charging2.
With this technique, the 1
2
C(∆V )2 energy that is typically lost at each switching interval
in a conventional converter is instead captured and provided to the output.
In the plot of Fig. 2.5b, we can see that the input power to the dc-dc converter (vL ∗ iL) is
constant, and that the total energy delivered to the load (Ediss) is approximately
1
2
C(∆V )2,
in accordance with the mathematical analysis of (2.7).
Edc−dc =
t=∞∫
t=0
IL × VL dt =
t=∞∫
t=0
IL × (VS − ILRsw − VC) dt (2.6)
Edc−dc '
t=∞∫
t=0
C
dVC
dt
× (VS − VC) dt '
1
2
C(∆V )2, (2.7)
One important thing to note from Fig. 2.5b is the behavior of the circuit as the capacitor
voltage (vC) becomes close to the source voltage (VS). In this case, the input voltage to
the dc-dc converter (vL) approaches zero, which means that the current increases rapidly
(since the dc-dc converter maintains a constant input power). This behavior is undesirable,
as it would lead to very high peak currents (and associated power loss). In addition,
the approximation of Eq. 2.7 would no longer be correct, as the voltage drop across the
switch resistance would no longer be negligible. For proper operation, the soft charging
technique therefore must not allow the charging process to reach steady-state, but must
instead operate the SC converter such that a sufficiently large voltage always appears across
the input of the dc-dc converter.
2Likewise, we will use the term hard charging to denote a SC converter operating in a conventional
manner.
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Figure 2.6: Example of the switched-capacitor transformation stage circuit coupled with a fast
regulating stage which provides soft charging of the switched-capacitor stage.
This mode of operation is markedly different from traditional SC converters, and as we
shall see it requires entirely new control techniques. The example above illustrates the
key principle of the soft charging technique, but there are a number of practical issues to
manage when this technique is employed in a full converter circuit. We now highlight some
of these challenges and propose solutions that enable the use of this powerful concept.
Fig. 2.6 illustrates how soft charging can be implemented in the two-stage converter. The
fast regulating converter (in this case a synchronous buck converter) serves as both the
auxiliary dc-dc converter and the regulating converter stage for the system. It operates
at a switching frequency much higher than that of the switched capacitor stage. As the
capacitor Cbuck,in serves only as a filter and bypass for the fast regulating converter, its
numerical value can be much smaller than the capacitors C1 and C2 of the SC stage.
When the SC stage is configured for charging of C1 and C2 (switches S closed), the
difference between Vin and the sum of the voltages across capacitors C1 and C2 appears
across the input terminal of the fast regulating converter. C1 and C2 thus charge with
low loss (soft charging), and at a rate determined by the power drawn from the regulating
converter to control the system output. Likewise, when the SC stage is configured for
discharging C1 and C2 in parallel (switches P closed), the discharge is at a rate based on
the power needed to regulate the output.
– 45 –
Merged Two-Stage Converter
V
Vref2
Vref1
Series Parallel Series
max
== V − 2VV maxINref1 2
max − VV
t
Parallel
Vunreg
INVref2
Figure 2.7: Example of control strategy based on maximum input voltage of regulating converter.
In operating the system, the SC stage can be controlled to provide a specified maximum
voltage Vunreg at the input of the regulating converter. Fig. 2.7 illustrates a control strategy
utilizing this technique, where two separate reference voltages are used to ensure that the
input voltage of the auxiliary converter does not exceed Vunreg,max. The reference voltages
can be expressed in terms of Vunreg,max and VIN :
Vref1 = VIN − 2Vunreg,max (2.8)
Vref2 =
VIN − Vunreg,max
2
(2.9)
In this example, the switches S of Fig. 2.6 are on (series charging of the capacitors) until
VX falls below Vref1. At this time, switches S turn off, and switches P turn on (parallel
discharging of capacitors), until VX falls below Vref2, at which time the cycle repeats.
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Figure 2.8: Schematic diagram of simulation setup.
2.3.1 Simulated Switched-Capacitor Results
To investigate the promise of the soft charging strategy, a 2 W, 3-to-1 switched-capacitor
stage was simulated in SPICE, using device characteristics from a 90 nm CMOS process and
discrete capacitors. In the analysis presented here, only the performance of the switched-
capacitor stage is considered. Fig. 2.8 shows a schematic diagram of the simulated circuit,
which consists of a a 3-to-1 stepdown SC stage with a resistive load. The input voltage is
5.5 V, Rload=1.68 Ω, and the switching frequency is 1 MHz. In a full two-stage converter,
a regulating converter (switching at a frequency much higher than 1 MHz) would replace
the load resistor.
For hard charging operation, capacitors C1 − C3 are all 10 µF, while for soft charging
operation C1 and C2 are 1.5µF each, and C3 is 0.01 µF. Table 2.1 presents one metric
of the improvement offered by the merged two-stage converter. Listed is the required
capacitance for a 98% efficient transformation stage, for both a conventional (hard charging)
SC converter and one implementing the soft charging technique. For the same efficiency,
the soft charging implementation enables a 10x reduction in required capacitance compared
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Table 2.1: Capacitance requirements for two-stage converter
Converter Hard Charging Soft Charging
Total Capacitance 30 µF 3 µF (10%)
Total Capacitor Volume 3.072 mm3 0.5 mm3 (16%)
Total Capacitor Area 3.84 mm2 1 mm2 (26%)
Discrete Capacitor Sizes 3 x 0603 2 x 0402
to the hard charging transformation stage. If total capacitance is instead kept constant in
the comparison, overall efficiency gains can be realized using the soft charging technique.
The soft charging characteristics of the merged two-stage converter is best illustrated
by the waveform of the switch current. In a conventional SC converter operating in the
slow-switching limit, this current will have a large, exponentially decaying peak on top of
a steady-state charging current. This peak corresponds to capacitor charging loss, which
can be a substantial part of the overall converter loss. Fig. 2.9 shows the switch current
(IM1 of Fig. 2.8) for a conventional SC converter, and that for a converter utilizing the
soft charging techniques. As is evident from the figure, the soft charging technique enables
a drastic reduction in peak and rms switch current and the associated loss. The output
voltage of the SC stage (VX of Fig. 2.8) is shown in Fig. 2.10. The substantially larger voltage
ripple associated with the soft charging technique is evident from the two waveforms. This
would be undesirable in a SC converter operating as a single stage (whose output voltage
is the system output voltage), but in the merged two-stage topology this voltage merely
corresponds to an input voltage to the regulating converter that changes slowly (compared
to the switching frequency of the regulating converter). The regulating stage is designed to
provide a steady output voltage despite a time-varying input voltage such as that shown in
Fig. 2.10.
This chapter has provided an introduction to, and overview of, the concept of soft charging
switched-capacitor converters. The next two chapters present two experimental prototypes
designed to operate with increased voltage ripple under soft charging conditions. We will
illustrate some key benefits and drawbacks of the technique, and present solutions to some
– 48 –
2.3 Merged Two-stage Converter
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
0
0.5
1
1.5
2
2.5
3
Time [us]
Cu
rre
nt
 [A
]
 
 regular charging
soft charging
Figure 2.9: Simulated current waveforms (IM1 of Fig. 2.8) for the SC converter stage, illustrating
reduced peak currents (and, correspondingly, reduced loss) for the soft charging case.
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Figure 2.10: Simulated output voltage waveforms (VX of Fig. 2.8) for the SC converter stage,
illustrating increased voltage ripple for the soft charging case.
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of the challenges involved in making this converter architecture work in practice.
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Discrete Implementation of Merged
Two-Stage Power Converter
In order to verify the validity of the merged two-stage strategy, an experimental prototype
was designed. It should be noted that while the ultimate target platform of the proposed
converter is a low-voltage integrated process, this initial discrete prototype is not imple-
mented in such a process, and thus does not achieve the design scaling and power density
that is possible with this technique. The purpose of this discrete prototype is purely to
validate the concept and provide insights for designs based on integrated processes.
Fig. 3.1 shows a photograph of the prototype converter, which consists of a 3-to-1
switched-capacitor stage coupled with a commercial synchronous buck converter (LTC3418).
The SC stage is controlled in the manner described in Fig. 2.7 using a microcontroller (AT-
tiny24) with a built-in comparator to sense the different thresholds, and to provide the logic
signals for the gate drive chips. These components are placed on the backside of the board
(not shown). A schematic drawing of the converter is shown in Fig. 3.2, and component
values are listed in Table 3.1. The relatively large values of CIN and COUT are used to en-
sure steady input and output voltages for more precise efficiency measurements. Resistors
R1-R4 are used to set the reference voltages Vref1 and Vref2 (Fig. 2.7) which determine the
discharge level of the capacitors.
Appendix B provides the microcontroller code for the prototype, and Appendix A contains
a complete Bill of Materials, full Eagle schematic, and PCB images.
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Switched Capacitor Stage
 C1
C2
Regulation (Buck) Stage
Figure 3.1: Photograph of experimental prototype with switched-capacitor stage and regulation stage
outlined. U.S. quarter shown for scale.
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Figure 3.2: Schematic of experimental prototype. The microcontroller samples the output voltage
through the voltage dividers, and alternates the SC stage between parallel and series configuration.
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Table 3.1: Component Values for Prototype Converter
Component Value
CIN 5x22 µF
1x2200 µF
M1-M7 Si7236DP
C1 10 µF
C2 10 µF
C3 hard charging 10 µF
soft charging 1 µF
CSMALL 4x0.1 µF
LBUCK 1.5 µH
COUT 1x100 µF
1x2200 µF
R1 & R2 47 kΩ
R3 & R4 0-50 kΩ
Gate Drive (high side) LTC4440-5
Gate Drive (M2 & M6) LM5111
The floating high-side gate drive chips are powered from the energy stored on the capaci-
tors C1 and C2, while the low-side gate drive chips and the microcontroller are powered from
a separate, low-voltage supply. In addition to implementing the control strategy, the micro-
controller initiates the startup sequence, which coordinates the turn-on of the SC switches
to provide power to the gate drive chips, and to ensure that the output voltage of this
stage (Vunreg) stays below its allowed maximum value. The synchronous buck converter,
LTC3418 from Linear Technology, is set to operate at a switching frequency of 1 MHz, and
an output voltage of 2 V.
3.1 Hard and Soft Charging Comparison
To evaluate the merits of soft charging operation in the merged two-stage converter archi-
tecture, we compare it to traditional hard charging operation. By placing capacitor C3 in
the circuit of Fig. 3.2 that is the same size as C1 and C2 (10 µF), the SC stage implements
regular hard charging operation. For soft charging operation, C3 instead consists of a small
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capacitor (1 µF) to filter the 1 MHz input current ripple of the LTC3418.
Fig. 3.3 shows the measured input and output voltage of the buck converter (correspond-
ing to VX in Fig. 2.6), for VIN=12 V, VOUT=2 V, and IOUT=0.4 A for soft and hard
charging operation. The switching of the SC stage can be clearly seen in the VX waveform,
with alternating series charging and parallel discharging of the capacitors. Since the switch-
ing frequency of the buck converter is much higher (1 MHz) than the frequency of the SC
stage (∼20 kHz for this load), VOUT can be well regulated with small ripple despite the
large ripple seen at VX , as illustrated by the Vout waveforms. Fig. 3.3 also illustrates the
larger ripple of VX for soft charging compared to hard charging, which is consistent with
our earlier discussion. Note that in the case presented in Fig. 3.3, C1 and C2 have the same
values for both soft and hard charging operation, and the frequencies of the two modes of
operation are made to be approximately equal. In contrast, the simulated waveforms shown
in Fig. 2.10 shows the case where C1 and C2 are drastically smaller in the soft charging
case while overall efficiency is the parameter that is kept constant for the two modes of op-
eration. Consequently, the voltage ripple at the input of the buck converter is significantly
larger for soft charging compared to hard charging in Fig. 2.10.
In addition to decreased capacitance requirement and reduced current spikes, efficiency
improvement is a key benefit of soft charging operation. To estimate the efficiency gains
realized by soft charging operation in the discrete implementation presented here, a com-
parison to hard charging operation was made over a wide load range. It is important to note
that the objective of the discrete prototype presented here is not to obtain the highest effi-
ciency achievable, but rather to investigate the feasibility of the soft charging architecture
for cases where total capacitance is limited. Thus, absolute measures of efficiency is not the
metric with which to evaluate the proposed converter, but rather the relative improvements
offered by soft charging.1
The resulting efficiency measurements shown in Fig. 3.4 illustrate the efficiency improve-
1Absolute efficiency can, in this case, be improved by utilizing larger energy transfer capacitors (C1−C3).
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Figure 3.3: Measured input and output voltage of the buck converter in the experimental prototype
for soft and hard charging implementation.
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ments offered by the soft charging implementation. The efficiency of the SC stage alone is
estimated by measuring the efficiency of the buck converter across the load range, and sub-
tracting its loss from the overall converter loss. The resulting estimated SC stage efficiency
is shown in Fig. 3.4b. It is clear from this plot that soft charging offers a noticeable improve-
ment in efficiency. At 1 W load, the estimated power loss in the SC stage is 25% higher for
hard charging than for soft charging. This work, also presented in [18], sets the stage for
development of an integrated merged two-stage power converter, which is described in the
next chapter.
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Figure 3.4: Efficiency measurements for discrete prototype converter for soft and hard charging
operation.
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Chapter 4
180 nm CMOS Integrated Merged Two
Stage Converter
The discrete implementation described in the previous chapter was designed in order to
evaluate the soft charging switched-capacitor technique. A discrete design enables probing
and replacement of components, and offers substantial flexibility. However, the merged two-
stage architecture is perhaps better suited for integration using a CMOS process, where the
designer can make use of the various transistor options available. The capability to tailor
the type and sizing of the power transistors is especially beneficial in the merged two-stage
converter, which makes use of the different types of CMOS transistors available in the
process. Furthermore, whereas the number of transistors required for this power converter
topology can be difficult to layout and populate in a discrete implementation (due to cost
and interconnect requirements), it is not a problem in an integrated process. In a CMOS
power converter, it is not the number of transistors that dictate cost, but rather the total
die area consumed by the chip. In this chapter the design and experimental validation of a
merged-two stage converter implemented in 180 nm CMOS is presented. The converter, with
an input voltage of 5-5.5 V, and output voltage of 1-1.3 V, delivers 0.8 Watt to the output,
and operates the low-votage regulation stage at 10 MHz, while achieveing a more than
five-to-one step-down ratio. The peak efficiency is more than 80%, including all gate drive
and control losses, as well as bond-wire and packaging losses. Technical solutions to various
challenges in implementing an integrated merged-two-stage design are also presented. As
will be seen, the viability and high performance of this approach is demonstrated.
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Figure 4.1: Schematic drawing of the CMOS integrated merged two-stage converter.
4.1 Converter Overview
The schematic diagram of Figure 4.1 illustrates the different parts of the merged two-stage
converter, and how they relate to one another. The converter achieves both a large voltage
step-down (5 V to 1 V) and high frequency operation (10 MHz) by utilizing slow, high-
voltage (5 V) and fast, low-voltage (2 V) devices, both of which are available in the 180
nm CMOS process. The SC transformation stage employs the high-voltage switches, and
operates at a relatively low switching frequency (< 200 kHz), while the synchronous buck
regulation stage operates at a switching frequency of 10 MHz , thanks to use of low-voltage
core transistors. The focus of this work (presented in [21]) was to demonstrate the imple-
mentation of the soft charging architecture in a CMOS process. In the following sections,
we will illustrate some of the design choices challenges associated with implementing the
architecture of Figure 4.1.
4.2 Transformation Stage Control
As part of this research a complete control implementation was developed and tested in
180 nm CMOS. The two-level hysteretic control strategy described in Chapter 2 (shown in
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Figure 4.2: Two-level hysteretic control strategy of SC transformation stage.
Fig. 2.7, repeated here as Fig. 4.2) was implemented in CMOS for the switched-capacitor
part of the two-stage converter. A schematic drawing of the control circuitry is shown in
Fig. 4.3. The two different reference voltages (Vref1 and Vref1) are provided from an off-
chip source in this implementation, to allow flexibility in the characterization of the control
technique. A flip-flop is used to keep state of the operation mode (series or parallel), and
the inverted output controls a multiplexer such that the corresponding comparator output
is used to trigger a change in series-parallel operation.
The one-shot circuitry (with details provided in Figure 4.4) is used to introduce a blanking
time of approximately 0.18 µs immediately following a comparator transition. This is
added as a safeguard against any oscillations caused by the other comparator. Without the
blanking period, a high output of the other comparator could be propagated to the flip-flop
when the multiplexer changes. The blanking period is chosen to be long enough to prevent
this from accidentally happening (based on simulation), and must not be so long that it
interferes with the correct switching operation (i.e. must be significantly shorter than a
switching period of the SC stage).
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Figure 4.3: Schematic drawing of the SC stage control implementation.
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Figure 4.4: Schematic drawing of the one-shot circuitry used in Figure 4.3. The one-shot circuit
is used to introduce a blank-out period when the output of the comparator is not propagated to the
rest of the control circuit.
Finally, a programmable non-overlap generator (shown in Figure 4.5) is used to ensure
that there is sufficient dead-time between the transitions of the series-parallel modes. All
the control circuitry was implemented using low-voltage 180 nm transistors, while the final
tapered gate drivers (discussed in Section 4.3.1) employed high-voltage devices. The tran-
sistors corresponding to the output of the tapered gate drivers are shown in the schematic
drawing of Figure 4.6. Note that two of the SC power stage transistors (M1 and M2) are
implemented as PMOS devices, and therefore requires inverted gate drive signals.
4.2.1 Startup
A key challenge in switched-capacitor converters is the issue of startup conditions. While
it is true that the individual transistors and capacitors in a SC converter typically only see
fractions of the input voltage in steady-state operation, large voltage stresses can develop
across individual components during startup. In the merged two-stage converter, it is
therefore critical to implement a startup sequence that ensures that the voltage across all
transistors and capacitors remain below their rated voltage. Since the switched-capacitor
transistors and capacitors are all rated for a voltage higher than (or equal to) the input
voltage, the critical voltage that must be controlled is the output voltage of the SC stage
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Figure 4.5: Schematic drawing of the non-overlap generator with 2-bit programmable delay.
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Figure 4.6: Schematic drawing of the switched-capacitor transformation stage. The capacitors are
off-chip, and the transistors are 5 V triple-well thick-oxide devices available in the 180 nm CMOS
process.
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(Vunreg). It can be easily seen from Figure 4.6 that if capacitors C1 and C2 have no charge
(which will be the case if Vin has been kept low for some time), and the SC stage is configured
to operate in series mode (M1, M2, M3 closed), the full input voltage (5 V) appears across
the output terminals of the SC stage. Since these terminals are also connected to the input
of the low-voltage (2 V devices) devices of the regulation stage (as shown in Figure 4.1),
care must be taken to never allow Vunreg to go above 2 V.
Shown in Figure 4.7 is a schematic drawing of the startup circuitry. It employs a compara-
tor that compares the output voltage of the SC stage to a reference voltage (Vref−startup),
which is lower than Vref1 and Vref2. The AND logic block is used together with a slow clock
to ensure that the the flip-flop will indeed trigger when the startup is detected. Since the
flip-flop is of the edge-detect type, there could be a situation at startup where the compara-
tor output is not detected if the flip-flop is not properly initialized before the signal arrives
at the clock input. The slow clock and the AND block ensures that once the comparator
has detected an under-voltage situation, this information will be captured by the flip-flop.
Finally, the multiplexer is used together with an SC-ENABLE signal to ensure that the
pre-charge signal is not initiated when the SC stage is not enabled.
The pre-charge signal is applied to the startup transistor (Mstartup, as shown in Figures 4.3
and 4.6), which has a gate width many times smaller than the other power transistors. The
pre-charge signal also drives the input node of the non-overlap clock generator high (through
the OR block, as seen in Figure 4.3). This ensures that the SC stage remains in parallel
mode while the precharge signal is high. Transistors M4, M5, M6 and M7 are thus on, and
the output node Vunreg is slowly brought up from zero volts through the transistorMstartup.
The pre-charge phase is turned-off by the END-PRECHARGE command from the circuit
of Figure 4.3, which goes high once the voltage is high enough to trip one of the other
two comparators. At this point, the control circuitry transitions to two-level hysteretic
control of the SC stage. The advantage of this startup scheme is that it only requires
one additional (small) power transistor, and a few additional analog and digital blocks. In
regular operation, the Mstartup transistor is not used, and does not incur any additional
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Figure 4.7: Schematic drawing of the SC startup control circuitry. At startup, this control circuitry
ensures that no node voltages exceed the ratings of the on-chip transistors.
loss, as compared to some other series-connected startup schemes in the literature [22].
4.2.2 Comparators
Figure 4.8 shows a schematic drawing of the comparator stage, adapted from [23]. It is
made of low-voltage (180 nm) transistors, and consists of an NMOS pre-amplification stage,
a decision circuit with positive feedback, and an NMOS differential amplifier followed by
an inverter. The inverter adds additional gain and also isolates the differential amplifier
from any load capacitance. The focus on the design was to achieve a fairly wide input
voltage operating range, whereas speed was not a critical consideration because of the low
frequency operation of the SC stage. Any delay in the comparator would have the effect
of adjusting the effective values of Vref1 and Vref2, which can be compensated for in the
choice of reference voltages.
4.3 Transformation Stage Power and Gate Drive Devices
A schematic drawing of the SC transformation stage is shown in Figure 4.6. The transistors
in the SC stage are 5 V isolated triple-well thick-oxide devices with extended drain regions.
The capacitors C1 and C2 are 22 µF off-chip ceramic (X5R) capacitors, and the transistor
Mstartup is activated during startup (by the on-chip control circuitry) to ensure that the SC
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Figure 4.8: Schematic drawing of the comparator used in the SC stage. The bias current in this
design is 1 µA, and all transistors are low-voltage core logic devices, in the 180 nm CMOS process.
output voltage never rises above 2 V (the maximum working voltage of the regulation stage
transistors) by slowly charging capacitors C1 and C2. During regular operation, Mstartup
remains off. The NMOS devices (M3, M4, M5, M6 and M7) each have a gate length of
600 nm, and each have a total device width of 0.17 meters, layed out in a multi-fingered
structure. The PMOS devices (M1 and M2) also have a gate length of 600 nm, and a total
device width of 0.374 meters.
4.3.1 Tapered Gate Drives
In order to drive the large power devices of the SC stage at high speed, tapered gate drivers
must be used. The gate drivers, also made from 600 nm gate-length 5 V devices, have six
stages with a tapering factor of 10, which represents a good balance between switching speed
and gate drive loss, as determined by simulation. Figure 4.9 shows a schematic drawing of
the gate drive section, which consists of a level shifter driving a tapered buffer stage with
a tapering factor of a (a = 10 in this design), followed by one of the power transistors. In
this design, all gate drivers were powered from 5 V, and connected to the ground potential.
For improved performance, it is beneficial to use flying (high-side) gate drivers for power
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Figure 4.9: Tapered gate drive circuit with a tapering factor of a (a=10 in this design). The level
shifter interfaces the low-voltage control circuitry to the higher gate drive voltage. The implemented
design uses N = 6 buffer stages.
transistors that are not ground referenced (i.e. all transistors of Figure 4.6 except M4 and
M6). While this would help decrease their on-state resistance by driving their gate-source
voltage higher thus better enhancing the devices, it adds significant complexity to the gate
drive circuit. For this initial prototype, we decided to keep the gate drive simple and slightly
underdrive the transistors (using 0-5 V operating voltage), at the expense of somewhat lower
efficiency.
4.4 Regulation Stage Control
The job of the regulation stage in the two-stage architecture is to keep the converter output
voltage Vout steady at the desired value. The regulation stage must keep the output voltage
within an acceptable range despite variations in converter input voltage and load current.
Figure 4.10 shows a block diagram of a typical feedback implementation for a buck converter.
Here ∆Vosc is the amplitude of the triangle-waveform used to generate the PWM signal,
Gvs(s) is the input-to-output voltage small signal transfer function (also known as audio
susceptibility) of the buck converter, H(s) is the sensor gain, and Gc(s) is the transfer
function for the compensator. For a buck converter using voltage mode control, the duty-
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Figure 4.10: Block diagram illustrating conventional feedback in buck converter.
cycle-to-output-voltage transfer function Gvd(s) can be approximated by [24], Chapter 8:
Gvd(s) =
VOUT
D
1
1 + sL
R
+ s2LC
, (4.1)
where ideal components are assumed for simplicity. While it is possible to calculate the
transfer function including parasitics, it is typically easier to complete the initial compen-
sator design assuming no parasitics, and to later fine-tune the compensator by simulation,
where parasitics are taken into account. At the frequency that we are operating, our buck
converter output capacitor will be a ceramic capacitor with low ESR, which makes this
assumption better than for designs that employ electrolytic capacitors whose large ESR
can have a substantial impact on the transfer function.
Shown in Fig. 4.11 is a Bode plot of the system of in Fig. 4.10, with power stage transfer
function as given in (4.1), with the parameters as listed in Table 4.1. All components are
assumed ideal in this case. Also shown (labelled “Simulation”) is a Bode plot of a simulation
which incorporates parasitic resistances of 10 mΩ inductor resistance (RL,esr) and 2 mΩ
ESR on the capacitor(RC,esr). The simulation was done in Spectre on Cadence, and used
the open-loop small signal model of Fig. 4.12, which was adapted from [25] (Chapter 2-3).
– 69 –
180 nm CMOS Integrated Merged Two Stage Converter
Table 4.1: Plant model and simulation nominal values
Component Value
VIN 1.2 V
VOUT 1 V
D 0.83 V
L 6.25 nH
R 0.25 Ω
C 2 µF
Gc(s) 1
∆Vosc 0.5 (i.e. Gpwm = 2)
H(s) 1
Fsw 30 MHz
The analog multiplier blocks were implemented in Verilog-A, and the large-valued capacitor
and inductor are there to establish the appropriate operating conditions, while isolating the
ac feedback loop so that the small-signal behavior can be observed. This enables us to
observe the small signal response of the circuit (vobserve) to a small signal stimulus (vAC),
while ensuring that the bias point remains constant.
Shown in Figure 4.13 is a schematic drawing of a circuit-based implementation of the
feedback control described in the block diagram of Figure 4.10. In analog control circuits,
the pulse width modulator (PWM) is typically implemented with a triangle (or sawtooth)
waveform and a comparator, to translate the error voltage into a series of pulses of appropri-
ate width to drive the gate of the main switches at the desired duty ratio. The compensator
comprises an error amplifier with a compensation network (not shown in Figure 4.13). The
sensor gain is typically just a resistive voltage divider that attenuates the output voltage
to a level suitable for the input voltage range of the error amplifier. In the next section,
we will discuss the implementation of the error amplifier and the compensation network to
achieve both a fast transient response and stability.
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Figure 4.11: Bode plots of a first order model uncompensated buck converter and a higher order
simulation (as described in Fig. 4.12). At our desired crossover frequency (5 MHz), the simulated
system has a gain of -15.5 dB, and a phase of -165◦, thus requiring compensation to meet our
performance goals.
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Figure 4.12: Schematic drawing of small-signal buck converter model implemented in Spectre/Ca-
dence to capture higher order behavior.
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Figure 4.13: Schematic drawing of a typical circuit implementation of the feedback control illus-
trated in Figure 4.10.
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4.4.1 Compensation Network
The soft-charging operation of the merged two-stage converter architecture achieves its low-
loss operation at the cost of increased voltage ripple at the output of the SC stage. If the
transformation stage of Figure 4.1 were to be implemented with a regular SC converter,
there would be a large capacitor on the output of the SC stage to minimize the output
voltage ripple, providing a stable input voltage of the regulation stage. However, with soft-
charging operation, the large SC output capacitor is removed, and the output node of the
SC stage (Vunreg) operates under large ripple, which can be problematic for the regulation
stage if care is not taken in the design of the control stage for the buck converter.
Because the regulation stage is operating with substantial input voltage ripple, we seek to
design our feedback control with a very high control bandwidth, so that we can reject these
disturbances as much as possible. In practice, it means that our feedback loop compensation
should have a high crossover frequency, while maintaining adequate gain and phase margins
for stability. Type III compensation is often employed [26–29] in a buck converter to extend
the crossover frequency by offsetting the double pole phase lag introduced by the L-C output
filter. This is accomplished by utilizing two zeroes to provide a phase boost of 180 degrees.
Figure 4.14 shows a schematic drawing of the Type III compensation network used in this
network (corresponding to the “Compensator” block of Figure 4.13).
The method to achieve a desired performance using Type III compensation network is
generally described in [26] and [25], Chapter 3. In our design, we wish to achieve a phase
margin of 50 degrees, and a cross-over frequency of around 5 MHz (for a switching frequency
of 30 MHz). This will require a large phase boost from the uncompensated system, and
requires introduction of additional poles and zeros. The Type III compensation network
places one origin pole for low DC error, a double zero to boost the phase before cross-over,
and a double pole to bring down the high frequency gain. The exact placement of these
poles and zeros can be computed using the k factor method [26], which provides an easy way
to adjust the distance between the pole-zero pairs, and the corresponding R and C values
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Figure 4.14: Compensation network for Type III compensation of buck converter. Component
values are listed in Table 4.2
required. In our case, we require a phase boost of approximately 125 degrees (since our
integrator will introduce an additional 90 degree phase shift from the open-loop system of
Figure 4.11. Furthermore, to achieve a cross-over frequency around 5 MHz, we need to add
a gain of around 15.5 dB (≈ 6). Using the k method, the R and C values of Figure 4.14 can
be calculated to achieve our objectives. A MATLAB script that automatically calculates
these values (based on [25], Chapter 3) is provided in Appendix D, for the interested reader.
The transfer function G(s) of the compensation network of Figure 4.14 with an ideal
amplifier can be expressed as:
G(s) =
Zf
Zi
=
sR2C1 + 1
sR1(C1 + C2)
(
1 + sR2
C1C2
C1 + C2
) sC3(R1 +R3) + 1
sR3C3 + 1
(4.2)
Figure 4.15 shows a Bode plot of this transfer function, for R and C values as calculated
in Appendix D. This plot illustrates the additional phase and gain boost around our desired
cross-over frequency.
The Bode plots of Figure 4.16 show the magnitude and phase of the small signal buck
converter system as depicted in Figure 4.10 with parameter values as given in Table 4.1,
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Figure 4.15: Bode plot of transfer function of (4.2) with appropriately chosen values (as calculated
in Appendix D).
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Figure 4.16: Bode plot showing magnitude and phase of the modelled loop transfer function of
first-order small-signal model of buck converter (as depicted in Figure 4.10), with and and without
compensation network. Parameter values are listed in Table4.1.
with and without compensation. The increased phase margin and cross-over frequency
are apparent, but it should be noted that this plot only represents a starting point, as the
parameters were derived from first-order models with ideal components. To mathematically
model all parasitics of the buck converter and the non-idealities of the error amplifier is not
feasible, but the initial compensation values can be fine-tuned in simulation, where high-
level transistor model capture many of the non-idealities and parasitics associated with a
circuit implementation.
A schematic drawing of the error amplifier used in the compensator is shown in Fig-
ure 4.17. It consists of a cascode current mirror, a PMOS input differential pair amplifier
with current loads, and a common-source output stage to provide a large output voltage
swing. It is worth noting that since this amplifier will be used only with our purpose-built
compensation network, no dominant-pole compensation was used in the amplifier itself. In
fact, a dominant-pole compensated amplifier would not be able to achieve the performance
required for our desired cross-over frequency and phase margin in this CMOS process.
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Figure 4.17: Schematic drawing of the error amplifier used in the compensator of Figure 4.14.
The small-signal circuit used to test the compensator with a full-circuit simulation of the
error amplifier is shown in Figure 4.18. This circuit is similar to the circuit used to simulate
the higher order small-signal transfer function of the buck converter (Figure 4.12), where
the simple error amplifier has been replaced with our compensation network, and a circuit-
level error amplifier. Note also that the compensator itself incorporates the resistive divider
(comprising R1 and R4), to attenuate the output voltage. An AC analysis of this circuit was
performed in Spectre/Cadence to ensure stability and good performance across the input
voltage range (1.2-1.8 V), load range (0.2-2 W), and output voltage range (1-1.3 V). In this
manner, the first-order compensation parameters calculated in Appendix D were fine-tuned
to reach the final values, which are presented in Table 4.2.
Shown in Figure 4.19 is a Bode plot that shows the simulated transfer functions of the
compensated and uncompensated systems (corresponding to Figure 4.18 and Figure 4.12,
respectively), with the compensation network values of Table 4.2 and operating parame-
ters of Table 4.1. We see that our compensation network provides a boost in phase and
magnitude around the cross-over frequency (which is close to 5 MHz), and the new sys-
tem phase margin is approximately 50 degrees. Additional time-domain simulation verified
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Figure 4.18: Schematic drawing of circuit used to tune feedback compensation network, taking into
account higher-order effects. The circuit schematic of the error amplifier is shown in Figure 4.17.
Table 4.2: Compensator Component Values
Component Value Type
R1 37.1 kΩ P
+ Poly
R2 32.4 kΩ P
+ Poly
R3 2.1 kΩ P
+ Poly
R4 148.3 kΩ P
+ Poly
C1 220 fF Double Poly
C2 3.88 pF Double Poly
C3 3.26 pF Double Poly
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Figure 4.19: Bode plot showing magnitude and phase of the simulated loop transfer function of the
uncompensated system (Figure 4.12) and the compensated system (Figure 4.18). The compensation
network provides a cross-over frequency of approximately 5 MHz, and a phase margin of 50 degrees.
the stability and fast response of the feedback control implementation under a variety of
conditions.
4.4.2 Feed-forward Control
A key enabler of the soft charging technique developed in this thesis is the frequency separa-
tion between the switched-capacitor transformation stage and the inductor-based regulation
stage. Operating the regulation stage at a frequency that is much higher (>10x) than the
transformation stage ensures that the capacitors in the the transformation stage experience
soft charging and discharging. In this mode of operation, the regulation stage appears as
a constant power load to the switched-capacitor circuit, and charges and discharges the
capacitors with a controlled current.
A challenge associated with this mode of operation is the increased voltage ripple at the
input of the regulation stage, as shown in Fig 4.2. Since the regulation stage operates at
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a much higher switching frequency than the transformation stage, its control bandwidth
can be made sufficiently high such that the input voltage appears as just a slowly changing
voltage. The compensation network used to realize such a high control bandwidth was
described in the previous section.
However, at the exact switching times of the transformation stage, the input voltage of
the regulation stage changes abruptly. With a conventional feedback loop, this discontinuity
in the input voltage will cause a corresponding change in output voltage (audio suscepti-
bility) unless a very large output capacitor is used. This large step in input voltage can
unfortunately not be adequately attenuated by a fast feedback loop alone, so we must seek
alternative strategies to ensure that the large input step is not observed as an output voltage
ripple. We choose to address this challenge using feed-forward control.
Shown in Figure 4.20 is the block diagram of the feed-forward control we use in this work.
The feed-forward is implemented by having the gain of the PWM be inversely proportional
to the input voltage (with an appropriate scaling factor). When there is an abrupt change
in the input voltage (due to the transition of the SC stage), the controller is able to respond
immediately since the gain of the PWM can change very rapidly, without affecting the
stability of the feedback loop.
A circuit schematic of a high-level implementation of the feed-forward control is shown
in Figure 4.21. In the case of the transformation stage control scheme we employ in this
work (as seen in Figure 4.3), the buck converter input voltage increases in a step-wise
manner. It is illustrative to see how the circuit of Figure 4.21 responds in this situation:
With an abrupt increase in input voltage, the height of the triangle waveform input to the
comparator increases as fast as the triangle waveform generator can respond. At this time,
the compensator block has not noticeably changed its output voltage, since it has limited
speed due to the need for guaranteed stability. The immediate impact is then that the
comparator will output narrower pulses (smaller duty ratio D). This is indeed the exact
behavior we desire, since for a buck converter, Vout = DVin, and we wish to keep the output
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Figure 4.20: Block diagram illustrating feed-forward control. The gain of the PWM block is in-
versely proportional to the input voltage, enabling cycle-by-cycle feed-forward control with fast re-
sponse.
voltage steady after an abrupt increase in input voltage.
A key circuit component of the feed-forward control technique is a circuit that can gen-
erate a fixed-frequency triangle waveform with an amplitude that is proportional to the
converter input. Figure 4.23 shows the circuit used in this work to accomplish that task.
The components in the amplitude control block set the height of the triangle waveform
(proportional the input voltage), and the components in the frequency control block main-
tains a constant frequency (regardless of triangle waveform amplitude). In the amplitude
control block, the input voltage is first converted to a current through the transconductance
amplifier (shown in detail in Figure 4.22). This current is then fed as a bias current (Islope)
to the current-starved inverter of the adjustable slope generator, where it charges a capac-
itor. A larger bias current will make the slope of the generated triangle-waveform steeper.
Figure 4.24 shows the circuit schematic of the adjustable slope generator used to provide
the triangle waveform. The asymmetric buffer of Figure 4.21 sets the minimum voltage of
the triangle waveform (set slightly higher than the minimum operating input voltage of the
comparator of the feedback circuitry). When then triangle waveform reaches this value, the
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Figure 4.21: Schematic drawing of a circuit implementation of the feed-forward combined with
conventional feedback control illustrated in Figure 4.20.
RS latch is set, and the toggle signal goes low, causing the adjustable slope generator to
increase the triangle voltage. The Q output of the RS latch also starts the ramp generator
in the frequency control block (shown in Figure 4.25). The ramp generator consists of a
current-starved inverter that slowly charges a capacitor, and quickly discharges it when the
input is toggled. A Schmitt trigger issues a timeout command when the ramp signal reaches
the set value (1.4 V in this design). The timeout command in turn resets the RS latch in
the amplitude block, causing the triangle waveform to change direction. In this manner,
the frequency control blocks ensures that the triangle waveform is of constant frequency
(set by the off-chip bias current Iramp), and the amplitude block varies the height of the
signal in proportion to the input voltage.
Shown in Figure 4.26 is a schematic drawing of all the pieces of the feedback and feed-
forward control implementation for the regulation stage. The feedback loop keeps the
output voltage steady during the (relatively) slow changes in input voltage caused by the
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Figure 4.22: Schematic drawing of the transconductance amplifier that converts the input voltage
to a bias current. The circuit consists of a cascode input current mirror, and a translinear circuit
that creates a differential current that is proportional to the differential voltage of the PMOS input
transistors
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Figure 4.23: High level schematic drawing of the components used to generate a fixed-frequency
triangle waveform with an amplitude proportional to the buck converter input voltage.
– 83 –
180 nm CMOS Integrated Merged Two Stage Converter
Islope
toggle TRIANGLE
Vdd
Figure 4.24: Schematic drawing of the adjustable slope circuit block of Figure 4.23. The current
starved inverter charges and discharges a capacitor, which generates a slope proportional to the bias
current (Islope).
Iramp
EN RAMP
Vdd
timeout
Ramp Generator Schmitt Trigger
Figure 4.25: Frequency control: A resettable ramp generator and a Schmitt trigger are used to
control the switching frequency of the buck converter. The bias current Iramp is is provided from
off-chip, enabling a wide range of operating frequencies.
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Figure 4.26: Schematic drawing of feed-forward control of regulation stage to maintain steady
output voltage despite the sharp transitions of the input voltage.
capacitors discharging and charging in the SC stage. The feed-forward blocks ensures that
the output voltage does not see large ripple even at the switch transitions of the SC stage
(with corresponding step changes in the input voltage). It should be noted that the feedback
loop can be made sufficiently slow to ensure stability, and that the only circuit block which
requires very fast operation is the transconductance amplifier, which is implemented with
a few fast low-voltage transistors.
The simulated waveforms of Figure 4.27 illustrate the operation of the feed-forward con-
trol. In this plot, the full circuit model of the buck converter (with operating parameters
as given in Table 4.1, except that the input voltage is not fixed, but ramping as indicated
in the figure) is simulated in Spectre/Cadence, with the feed-forward and feedback control
enabled. The bias current to the ramp generator (Iramp of Figure 4.26) is 30 µA, and the
bias current to the transconductance amplifier (shown in Figure 4.22) is 5 µA.
In the simulation the input voltage is shaped like a ramp with sharp edges (just as would
be expected if the input of the buck converter is connected to an SC transformation stage,
as outlined previously). Also plotted in Figure 4.27 is the generated triangle waveform
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Figure 4.27: Simulated waveforms showing the performance of the feed-forward and feedback control
circuitry. The output remains at a steady 1 V despite large discontinuities in the input voltage
(Vtriangle) that is an input to the comparator. It can be seen that the height of the triangle
is proportional to the input voltage, and responds quickly to changes in input voltage. After
a brief start-up transient, the output voltage settles to a steady 1 V output, despite a large
input voltage ripple.
4.5 Regulation Stage Power Stage
Shown in Figure 4.28 is a schematic drawing of the power stage of the regulating converter,
with associated power devices, tapered gate drives, and a non-overlapping clock generator.
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Figure 4.28: Schematic drawing of power stage of the regulating converter. External component
values are listed in Table 4.5.
Appendix C provides a detailed description of the process of appropriately sizing the power
devices (WH andWL). In our implementation the high-side PMOS device has a total device
widthWH = 28 mm, and the low-side device has a widthWL = 9.8 mm. Both devices were
implemented in the core low-voltage technology with a gate length of 180 nm.
The tapered gate drive, shown in Figure 4.29 comprises six stages with a tapering factor
of 9, which represents a good balance between gate drive loss and device switching loss, as
determined by simulation. The gate drive circuitry was powered from a separate low-voltage
supply (1.8 V) in order to accurately measure the gate drive loss and its contribution to
converter efficiency. While the gate drive circuitry can be powered directly from the input
of the buck regulation stage, the large voltage swing at the input would result in a time-
varying drive voltage for the power transistors, with resulting changes in efficiency. The
non-overlapping clock generator of Figure 4.28 is the same programmable unit as was used
in the switched capacitor stage (shown in Figure 4.5).
Table 4.3 provides a listing of the value and type of on-die capacitance that was added.
The table only lists additional decoupling capacitance that was added as filler where space
– 87 –
180 nm CMOS Integrated Merged Two Stage Converter
W=WP0
W=WN0
W=a*WP0
W=a*WN0
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Buck Converter Tapered Gate Driver
Figure 4.29: Schematic drawing of the tapered gate driver for the buck converter. The tapering
factor a is 9, and the total number of stages (N) is 6.
Table 4.3: On-die Decoupling Capacitance Values
Component Value Type
Cgate,SC 280 fF 5V MOSCAP
Cgate,buck 840 fF 2V MOSCAP
Canalog 840 fF 2V MOSCAP
Cin,buck 840 fF 2V MOSCAP
Cgate,buck 840 fF 2V MOSCAP
allowed it, and does not include capacitance from other devices connected to the same node
within the circuit.
4.6 Experimental Results
Shown in Figure 4.30 is a die-photo of a prototype merged two-stage converter fabricated in
National Semiconductor’s CMO9T5V 180 nm CMOS process, with 6 metal layers. Because
of packaging restrictions, the die was connected through bond-wire (with considerably higher
resistance than a flip-chip packaging method) to the LLP40 5x5 mm package. 1.3 mil gold
bond-wire was used, with all pins processing power double-bonded to decrease the parasitic
resistance. The layout was optimized to minimize bond-wire and on-chip metallization
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Figure 4.30: Die photograph of a soft charging converter implemented in 180 nm CMOS technology.
The total die area is 5x5 mm (not optimized for space).
resistance as much as possible, which lead to an overall design with larger area than what
was actually required by the power devices. As can be seen from the die-photo, all power
devices are placed at the perimeter of the chip, and placed as to minimize interconnect
distances.
The chip was mounted on a test PCB, as shown in Figure 4.31. In addition to the passive
off-chip components directly required by the merged two-stage converter, the test PCB
also contains a micro-controller (ATtiny861) that writes serial data to the chip for setting
parameter values, as well as enable/disable select parts. A Python script on a lab bench
computer communicates over serial interface with the micro-controller. The test PCB also
contains tuning potentiometers for setting reference voltages, as well as floating current
sources for biasing purposes.
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Figure 4.31: Photograph of test PCB with bias current sources, reference voltages, and a micro-
controller to write parameter settings to the chip.
Figure 4.32 shows a zoomed-in photograph of the merged two-stage test chip, as well as
the passive components. The SC stage external capacitors (C1 and C2) are placed on the
bottom side of the PCB to minimize the loop area.
Despite our best efforts to keep packaging losses to a minimum, upon testing it was
discovered that bond-wire resistance and on-die metallization resistance were significantly
higher than anticipated. This has a particularly detrimental effect on efficiency at high
output powers, where the ohmic losses dominate. For this reason, the output level at
which we run our converter (up to 0.8 W) is lower than the 2 W that it was designed
to handle. Furthermore, although the buck regulator stage was designed to operate at 30
MHz, the new lower power level required a decrease in switching frequency to 10 MHz to
maintain satisfactory efficiency. This was due to the fact that the power switches in the buck
regulator were sized for 2 W max output load, and at the lower output power the gating
loss became a dominant loss that decreased efficiency. It should be mentioned that the buck
regulator works at a switching frequency up to 30 MHz, at the expense of efficiency. For
the experimental results shown in this work, the operation and characterization was done
at a regulation stage frequency of 10 MHz.
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Figure 4.32: Photograph of merged two-stage test chip mounted on PCB, along withi top-side
passive components. Some capacitors were placed on the bottom side to minimize inductance.
Table 4.4: Converter Specifications
Input Voltage Range 4.5-5 V
Output Voltage Range 1-1.3 V
Output Power Range 0.3-0.8 W
SC Switching Frequency 2-100 kHz (load dependent)
Buck Switching Frequency 10 MHz
Peak Efficiency 81%
Shown in Table 4.4 is a table that summarizes the operation region and performance of
the experimental prototype. The efficiency includes all control and gating losses of the two
converters.
Shown in Fig. 4.33 are experimental waveforms that illustrate the performance of the
feed-forward control circuitry. It can be seen that despite large voltage swings at the input
of the buck converter (>500 mV step of Vunreg), the output voltage remains stable (<50
mV ripple). It should be noted that this was accomplished without a large capacitor on
the output of the buck regulator as can be seen in Table 4.5, which lists the external
components used in the experimental prototype. The good attenuation of the input ripple
can be attributed to the feed-forward control, which works well. For this measurement, the
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Table 4.5: External Component Values
Component Value Type
Cin,SC 3 x 10 µF X5R, 0603
C1 22 µF X5R, 0603
C2 22 µF X5R, 0603
Cin,buck 2 µF X5R, 0402
Cout,buck 4.7 µF X5R, 0402
Lbuck 28 nH Air core, Coilcraft B08T
input current to the ramp generator (Iramp, which controls frequency), was set to 13.8 µA,
and the bias current of the transconductance amplifier (Ibias of Figure 4.22) was 0.7 µA.
The performance of the converter was also evaluated during a load-step, as shown in
Figure 4.34. Here the load was stepped repeatedly between 10% and 90% of full load, using
a switchable external resistor load. This type of load behavior is possible when electronic
circuit go in and out of sleep mode, for instance. It can be seen from the waveform that
the control implementation maintains the output voltage at the desired operating point,
despite both load steps and large buck converter input voltage. The light-load operation
of the SC stage is also apparent in this plot, where the hysteretic controller increases the
switching frequency of the SC stage at heavy load, and reduces it at light load (leading to
lower loss at light load).
Measured efficiency for a few different output voltages are shown in Fig. 4.35. The
efficiency measurements include all power losses associated with the control circuitry, as
well as gating losses and all packaging and bond-wire losses. The decrease in efficiency at
low input power is almost entirely due to the regulation stage, which was operated at a fixed
frequency (10 MHz) at all times. Efficiency at low power levels can be increased with suitable
light-load control schemes such as pulse-frequency modulation (PFM), if desired. The SC
stage is inherently light-load efficient due to the hysteretic controller, which automatically
operates at a lower switching frequency at low output power.
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Vout − ac coupled 50 mV/div
Vout − dc coupled 1 V/div
Vunreg − dc coupled 500 mV/div
Vin − dc coupled 5V/div
Figure 4.33: Experimental waveforms showing converter operation. Note that the input voltage is
4.5 V, and the output voltage is steady at 1 V, despite the large voltage swings at the input of the
buck converter (Vunreg).
Table 4.6 shows an estimated breakdown of losses. A significant portion of the losses come
from bond-wire resistance and on-chip metallization resistance, owing to the package used.
There are well-known techniques to mitigate these losses (e.g thick top layer metallization,
flip-chip technology). It is therefore expected that the overall converter efficiency can be
significantly improved through appropriate packaging techniques.
Shown in Fig 4.36 is the measured efficiency of the merged two-stage converter together
with modelled efficiency for a single-stage buck converter operating at 10 MHz. The single-
stage buck converter is modelled with the same 5 V devices (and attendant packaging
losses) that were used in the SC stage, and provides a benchmark for comparison. It
should be noted that only gate drive and conduction losses (including packaging) were
modelled, and that an experimental implementation would likely see an even lower measured
efficiency than what is shown in Fig 4.36, owing to additional control and switching losses.
Moreover, while a switching frequency of 10 MHz is approaching the practical limit of a
single-stage 5-to-1 V buck converter, the merged two-stage converter can be operated at
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Load−step command signal
Vunreg − dc coupled 500 mV/div
Vin − dc coupled 5V/div
Vout − ac coupled 100 mV/div
Figure 4.34: Experimental waveforms showing converter operation performance during a load step
between 10 and 90% of full load. The output voltage is steady, and the light-load behavior of the SC
stage can be observed.
even higher switching frequencies without difficulty, owing to its use of low-voltage devices
in the regulation stage. The more important result, however, is that compared to a single-
stage topology, the two-stage architecture that we have presented scales well to significantly
higher switching frequencies than what was demonstrated here. Consequently, we expect
the benefits in terms of size and efficiency of our proposed architecture to be even more
apparent as higher switching frequencies are pursued.
Table 4.6: Estimated Converter Loss Breakdown at Pout=0.8 W
Bond-wire conduction loss 60 mW
Transistor gating loss 45 mW
On-die metallization conduction loss 40 mW
Transistor conduction loss 11 mW
Inductor loss 5 mW
Control losses 2 mW
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Figure 4.35: Plot showing measured efficiency for the prototype merged two-stage converter across
output power range. All control and gate drive losses are included in the efficiency measurement.
4.7 Conclusions
We have presented a new power converter architecture that is suitable for large voltage
step-down applications, where efficiency and size are important. The merged two-stage ar-
chitecture makes use of the available CMOS device characteristics to offer both large voltage
step-down and high frequency operation on a single die. Furthermore, we have illustrated
that by properly merging the slow SC transformation stage with the fast synchronous buck
regulation stage, we can achieve an improvement in energy density and/or efficiency of the
SC stage through soft charging operation. In this mode of operation, the SC stage capac-
itors can operate at large voltage ripple without increased loss. This powerful technique
does require some more advanced control techniques, and we have highlighted how this can
be implemented in a 180 nm CMOS process
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Figure 4.36: Plot showing experimentally measured efficiency for the prototype merged two-stage
converter compared to modelled efficiency of a single-stage 5-to-1 V buck converter using transistors
from the same process.
4.8 Future Work
The merged two-stage architecture is an entirely new kind of converter, and there are several
areas where the work we have presented here can be improved.
4.8.1 Packaging
As described in section 4.6, a limiting factor in our CMOS prototype was packaging. Since
we only had a bond-wire package available to us, a majority of our losses came from bond-
wire resistance and metallization resistance. Much of these losses can be mitigated by the
use of more advanced packaging techniques, such as flip-chip packages and solder bumps.
Together with an interposer board, much of the off-chip interconnect resistance can be re-
duced, together with even higher packaging densities. We anticipate that the benefits of the
merged two-stage architecture will be even more pronounced with the appropriate pack-
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aging techniques. Aside from the challenge associated with implementing more advanced
packaging techniques, it would require work in the area of optimum power device layout, as
the vertical structure of solder bumps changes the direction of the current flows, and thus
the optimum geometry of the power transistors.
4.8.2 On-chip Passive Components
A large part of the benefit of the merged two-stage converter is the ability to drastically
reduce the size of the passive components, through higher frequency operation, and better
energy utilization of the capacitors. A natural step forward is thus to integrate both the
capacitors and inductors on die. While this removes many interconnect issues (in particular
for large step-down ratio SC converters, which have many capacitors), a challenge is getting
high enough energy density integrated capacitors, and on-die inductors with high quality
factors. For lower power applications, the merged two-stage converter shows promise for
achieving complete integration of the active and passive components on a single die, but
much work remains to be done to realize this potential.
4.8.3 Improved Control
While the feed-forward technique presented in this thesis showed good performance, there
are alternative ways to achieve the same results. One natural extension of this work is to
implement the buck regular using current-mode control, which naturally offers the benefit
of fast response to changes in input voltage. Current-mode control may in fact be more
simple than the feed-forward technique presented here, and it would be worth pursuing in
future research.
An advantage of the merged-two stage converter that we did not make use of in this work
is the fact that the large voltage discontinuities on the input of the regulation stage are not
caused by an external source, but by our own SC stage controller. It is therefore possible to
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implement a buck regulation stage that has a priori knowledge about the sudden change in
input voltage, such that it can begin to change its mode of operation in anticipation of this
event. This can also be coupled with a digital controller, which can self-tune to achieve the
appropriate response to minimize output voltage ripple.
4.8.4 Alternative SC Topologies
In this work we used a series-parallel switched-capacitor topology, which lends itself nat-
urally to the soft charging technique. There are, however, many other possible switched-
capacitor topologies that can also benefit from soft charging, and may in fact be more
suitable for integration. This is a research area that could benefit from a theoretical survey
and analysis of how soft charging can be implemented in other SC topologies.
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Thermophotovoltaic Power Generation
As part of this thesis, applications of low-voltage integrated power electronics are explored.
One area where power electronics can provide substantial improvements in system per-
formance is that of energy harvesting. In most practical energy harvesting systems, the
characteristics of the energy source are distinctly different from those of the electric load. A
common electric load in these system is an electric circuit (analog or digital, or both), which
typically requires a well-behaved dc voltage level. Another common scenario is the use of
temporary energy buffer at the output of the energy harvester, such as a battery or an ultra-
capacitor. These energy buffer operate at specific dc voltage levels, which most often do not
match the characteristics of the energy harvester. For instance, in piezo-electric and many
MEMS-based energy harvesters, the energy source often produces ac voltage and current
waveforms, which need to be converted to a dc voltage of the correct value. Many other
energy harvesters such as PV, TPV, and thermoelectric converters generate dc voltages
and currents that are at much different levels than what is desired by the load. Moreover,
most energy harvester systems require operation at a particular voltage and current level to
generate maximum power, so it is desirable to employ intelligent electronics to ensure that
the system operates at this point at all times, thereby extracting the most energy from the
system.
In this section, a low-voltage, low-power maximum power point tracking dc-dc converter
is presented that is intended to interface a portable thermophotovoltaic power generator
with its load. The system described performs voltage conversion to a level more suitable for
the load, and provides intelligent tracking of the most desirable operating point, ensuring
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that all available energy is extracted from the power generator. It should be noted that the
methods and components introduced in this section are suitable for a variety of other low-
voltage energy harvesting applications in addition to the thermophotovoltaic application.
5.1 System Overview
The possibility of statically converting heat into electricity–without moving parts–has cap-
tured the imagination of scientists and engineers for nearly two centuries. Since the discovery
of the thermoelectric, photovoltaic and thermionic effects, there have been significant efforts
towards developing devices that can perform this conversion with good efficiencies. One of
the promising technologies to convert heat (more precisely radiant heat) into electricity is
thermophotovoltaics (TPV). TPV converts heat into thermal radiation photons that are in
turn converted into electron current via the photovoltaic effect, as shown in the inset of
Figure 5.1. While TPV power conversion is in many aspects similar to solar photovoltaics
(PV), there are several key differences. The TPV emitter typically operates at tempera-
tures between 1100K-1500K, and hence the peak of the radiated spectrum is shifted towards
longer wavelengths. This is illustrated in Figure 5.1 which shows spectral irradiance of a
blackbody emitter at 1100K that peaks around 2.6 µm; this is in stark contrast with the
solar spectrum, which peaks around 480 nm. Indeed, TPV requires low-bandgap PV diodes
such that the bandgap is better matched to the peak infrared (IR) radiation, since only
photons with energies above the PV diode bandgap can generate electron-hole pairs, as
represented by shaded area under the blackbody curve in Figure 5.1. Furthermore, a TPV
thermal emitter and TPV diode are in close proximity, thereby enabling photon recycling; a
process where photons reflected from the TPV diode can be reabsorbed by the emitter. Due
to the close proximity, TPV cells operate at more than two orders of magnitude higher en-
ergy densities than solar PV (as shown in Figure 5.1). However, the TPV cells are exposed
to spatially non-uniform incident photon flux, which can be challenging from a system de-
sign perspective and which motivates the distributed power conversion architecture utilized
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Figure 5.1: Radiated spectral power distribution of a blackbody emitter at 1100K. Inset shows a
block diagram of a thermophotovoltaic energy conversion process. Image courtesy of Ivan Celanovic.
here.
The TPV concept was first proposed in the 1950s [30]. However, high-efficiency operation
has only recently been enabled through scientific and technological advancements in two crit-
ical areas: low-bandgap semiconductor materials, and photonic crystals. High-performance
low-bandgap semiconductor diodes such as GaInAsSb enable quantum efficiencies approach-
ing unity for a wavelength range between 1 and 2.3 µm. The addition of photonic crystals
(PhC) allows for spectral shaping of the thermal radiation so that its spectrum is almost
perfectly matched to the diode electronic bandgap [31, 32]. These two technologies com-
bined have brought TPV to the forefront of portable power generation, demonstrating above
20% efficiency in converting radiative heat into electricity [33]. With new PhC designs and
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optimized TPV diodes 30% conversion efficiency is within reach.
In this work we focus on the low-power, micro-fabricated, butane powered TPV generator,
as shown in Figure 5.2. It comprises a silicon micro-fabricated fuel reactor that acts as a
radiant heat source [34], low-bandgap GaInAsSb PV diodes [35], and a low-power power
electronics module. The key advantages of the TPV technology for micro-scale power
generation are: high energy density, no moving parts, robust multi-fuel operation, and
high efficiency. High energy density stems from the energy density of butane, which is
almost two orders of magnitude higher than current Li-ion batteries.
Although significant headway has been made on the device level there have been very few
attempts at complete TPV system level demonstrations. One of the critical components
in a fully integrated micro-TPV system is the low-power power electronics converter. This
work, to the best of our knowledge, is the first systematic and rigorous treatment of the
design, optimization, and testing of a low-power maximum power point tracking (MPPT)
converter for a TPV power generator system. To this end, we describe the power electronics
subsystem for the TPV system of Figure 5.2, address some unique challenges associated
with this application, and outline the solutions implemented to achieve a high performance
overall system. Although our focus is on a micro-fabricated TPV generator, this approach is
applicable to other TPV systems such as radioisotope powered TPV, and solar-TPV (where
concentrated sun-light heats an element which re-radiates at longer wavelengths).
5.2 TPV Cell Characteristics
Shown in Figure 5.3 is the I-V characteristic for one TPV module, which consists of four
series-connected GaInAsSb PV diodes [35]. The bottom graph of the figure shows the corre-
sponding power versus voltage graph, which clearly shows a maximum power point (MPP)
at approximately 0.85 V for this example. This point typically changes with operating con-
ditions such as incident irradiation and cell junction temperature, and must therefore be
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Figure 5.2: Illustrative drawing of burner and TPV cells for portable power generation. Image
courtesy of Nathan Pallo.
continuously tracked to ensure that the maximum power is extracted from the cell. Shown
in Figure 5.4 is a schematic drawing of the circuit model of the TPV cell. The photo cur-
rent is modeled as a current source (IPH), the P-N junction is represented by a diode (with
ideality factor n and junction voltage scaled to fit the empirical data of Figure 5.3). The
two resistors RS and RP represent series interconnect loss and leakage, respectively.
Figures 5.5a and 5.5b illustrate two common methods to connect photovoltaic cells to
their loads. In Figure 5.5a all the cells are connected in series, and are directly connected
to the load, a battery in this example. A diode is typically placed in series with the cells
to prevent the battery from discharging through the cells during low light conditions. This
approach, while simple, is typically very inefficient. Ignoring the small voltage drop across
the diode, the string voltage Vstring is restricted to be equal to the battery voltage Vout at
all times, which is typically not the same as the MPP voltage (VMPP ). For a particular
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Figure 5.3: I-V (top) and P-V (bottom) characteristic of TPV cell used in this work for a typical
operating point.
operating irradiation level and temperature, the series-connected cells’ VMPP may coincide
with Vout, but at all other times, less than the maximum power is extracted from the cells.
Figure 5.5b shows a method which is typically used to circumvent this limitation. By placing
a dc-dc converter between the series-connected cells and the load, the string voltage Vstring
can be controlled to equal VMPP at all times. The dc-dc converter, acting as a maximum
power point tracker (MPPT), continuously tracks VMPP by adjusting its conversion ratio
in response to changes in operating conditions.
The method of Figure 5.5b is often adequate for solar photovoltaic applications, where
the solar irradiation is a plane-wave, ensuring uniform illumination of all cells in the series
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Figure 5.4: Schematic drawing of the typical circuit model of a TPV cell.
string. Provided the cells are properly matched in terms of their electrical characteristics,
they will then produce equal currents. The situation is different in the TPV application
considered here. Since the burner is positioned close to the TPV diode (2-3 millimeter
separation), the irradiation is non-uniform and depends on the relative position of the
diode with respect to the burner. In addition, the temperature distribution across the
burner surface is non-uniform, and resonant cavity effects and reflections furthermore distort
the uniformity of irradiation. This leads to mismatched cell photocurrents, with the cell
receiving the most irradiation producing the most current. If a method similar to that of
Figure 5.5b is employed in this situation, the string current Istring is limited to the value of
the least irradiated cell. Thus, all other cells are operating at a cell current that is below
their peak current, resulting in a total output power that can be substantially lower than
the maximum achievable. The result is similar to that observed in solar panels with partial
shading, as discussed in [36, 37]. The non-uniform irradiation in this application prevents
efficient energy extraction with the stacking of many cells in series to achieve a high output
voltage. In a stacked system, it is expected that that resulting mismatch would result in
power reduction between 10 and 50%.
Figure 5.5c shows the architecture we propose to ameliorate these concerns. In this
architecture, four diodes are connected in series and form a module. Each module is then
connected to its own individual MPPT, and the outputs of all MPPTs are connected in
parallel. The choice of four cells per module was made to provide a large enough working
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Figure 5.5: (a) Simple cell connection, which does not extract the maximum power from the cell.
(b) Conventional method with series-connected cells attached to MPPT. (c) Multi-MPPT method
employed in this work.
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voltage (approximately 1 V) for the MPPTs to ensure efficient power conversion by the
electronics. Using this architecture, current mismatch is limited to only four cells, all of
which are placed in close proximity to each other, thereby minimizing the negative effects of
non-uniform irradiation. The boxed area of Figure 5.5c highlights the system components
that are considered in this work, which constitute four series-connected cells and one MPPT.
In the next two chapters, we will describe two implementations of low-power MPPTs for
TPV energy harvesting, which work well with the architecture described in Figure 5.5c.
While the specific application in both cases is the TPV system described in this chapter,
many of the low-power techniques and analysis is applicable to other energy sources, such
as solar PV, thermoelectric, and fuel cells.
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Chapter 6
Discrete Implementation of a Distributed
Maximum Power Point Tracking System
for TPV
To ensure that the TPV cells in the architecture of Fig. 5.2 are each operated at the
maximum power point (MPP), power electronics are often employed. By continuously
tracking the MPP, more power can be extracted from a given cell. A schematic drawing
of the discrete maximum power point tracker (MPPT) developed as part of this thesis is
shown in Fig. 6.1, alongside the other system components. The power tracker consists of
two primary structures: the control stage and the power stage. The task of the control stage
is to provide the duty cycle command to the power converter to ensure that the TPV cell
is operating at its most efficient point – the maximum power point. The task of the power
stage is to provide efficient conversion between the optimum cell voltage (Vmpp) and the
load voltage. This chapter demonstrates power conversion and control techniques suitable
for providing high energy extraction from TPV (and other low-voltage energy sources)
while minimizing overhead loss from the power electronics, using discrete semiconductor
switches, gate drivers, and a microcontroller. As we will see, the low overall output power
of the energy source requires careful consideration of all parasitic losses, and pushes the
design to the limit of what is achievable with commercially available discrete components.
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Figure 6.1: Schematic drawing of the discrete implementation of the TPV maximum power point
tracker.
6.1 Control Algorithm and Implementation
The power stage of the maximum power point tracker of Figure 6.1 consists of a boost
converter, which in addition to maintaining the PV cell voltage at the MPP voltage, also
provides voltage conversion, to enable the low-voltage source (PV cell) to interface with the
higher-voltage load (lithium ion battery). The boost converter shown in Figure 6.1 has an
input/output voltage relationship given by:
Vout =
Vin
1−D
(6.1)
where D is the duty cycle of the bottom switch (SL). In this synchronous rectification
implementation, the top switch (SH) is turned on when the bottom switch is off. The
boost converter can be controlled to achieve peak power tracking by perturbing the duty
cycle in a certain direction (increase or decrease), and observe whether the delivered power
increased or decreased due to this perturbation. If the power increased, the controller
continues to perturb the duty cycle in the same direction, but if the power decreased, the
direction of the perturbation is changed. With this method, the controller eventually settles
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on the peak power point of Figure 5.3, where it oscillates to within the finest resolutions of
the duty cycle command and sensors. This method, often called hill climbing, or perturb
and observe, [38] is one of the most common MPPT algorithms used to date. Figure 6.2
shows a flow chart of the MPPT algorithm. The initial starting point for the duty cycle is
determined by performing a coarse sweep of the duty cycle at startup, and recording the
duty cycle corresponding to the maximum output power observed. This approach ensures
that the peak power tracker can quickly lock in on the maximum power point.
The algorithm described above is well-suited for an implementation in digital form, and
we have chosen to use a microcontroller for our implementation. In addition to keeping
state and running the tracking algorithm, the microcontroller can be used to perform ana-
log to digital conversion, generate the PWM signals, perform temperature measurements,
and handle communication. The ability of the microcontroller to handle a variety of func-
tions is very beneficial in this low-power application, where the power loss of the auxiliary
components must be kept to a minimum. An additional benefit of a multi-function chip
such as the micro-controller is the significant space savings that can be realized compared
to an implementation with discrete devices for each function.
6.1.1 Voltage and Current Measurement
In the general case, both current and voltage must be measured to find the maximum power
point (see [36] for a discussion of cases where only one of the two needs to be measured).
Typically, only the average values need to be measured, which reduces bandwidth require-
ments and enables the use of low-power analog to digital converter (ADC) architectures.
Furthermore, the absolute value of current and voltage is not required, since the minimum
or maximum power points are found relative to the other possible operating points. The
ADC thus needs high resolution, but not high absolute precision, a characteristic that can
be leveraged to obtain high performance while maintaining low power consumption.
The microcontroller used, the 8-bit ATtiny861 from Atmel, provides a multiplexed 10-
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Figure 6.2: Flow chart illustrating the operation of perturb and observe.
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bit ADC, along with an internal bandgap reference. The 10-bit precision can be further
extended in the digital domain by oversampling and decimation [39]. The input and output
voltages can thus easily be measured with this built-in ADC with sufficient resolution.
A more difficult challenge is that of current sensing, which is typically done with a current-
sense resistor. The addition of a current-sense resistor in the current path introduces an
undesired power loss, which decreases overall converter efficiency. For this reason, the
current-sense resistor is typically made small, and the subsequently small voltage drop is
sensed with a low-noise, high gain amplifier. In this application, with a total output power of
less than 500 mW for an individual MPPT, the additional power consumption and area of a
low-noise amplifier for current sensing, together with the added power loss of a current-sense
resistor, was deemed too high, so alternative implementations were investigated.
Another current-sensing option is that of a hall-effect sensor, which measures the magnetic
field associated with a current. With no added resistor in the current path, the only power
loss is that of the magnetic sensing circuitry, which can unfortunately be quite large. Indeed,
in this application it was found that the static power consumption of this method was much
too large for acceptable system efficiency. As an example, the static power loss of one of
the most popular low-power hall-effect sensors, the ACS712 from Allegro Microsystems, is
50 mW. This would represent a power loss of 10% in current-sensing alone for our 500 mW
system, making this approach unacceptable.
Figure 6.3 illustrates the current-sensing technique used in the power tracker. To maxi-
mize overall system efficiency, loss-less current sensing [40] is used, where the average voltage
drop across the inductor is measured. (By lossless, we mean incurring no additional loss
beyond that already present in the circuit.) The relationship between inductor current IL
and sensed voltage ∆V is given by:
〈IL〉Resr = 〈∆V 〉 = 〈VH〉 − 〈VL〉, (6.2)
where Resr is the parasitic resistance of the inductor. The average voltages, 〈VH〉 and 〈VL〉
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Figure 6.3: Schematic drawing illustrating the loss-less current sensing technique used.
are produced by first-order RC low-pass filters. These two voltages are then sampled by
the differential ADC of the microcontroller with a built-in gain of 32, which gives a reading
directly proportional to the inductor current. It should be noted that the common concern
with this current sensing method, the tolerance and temperature coefficient of Resr, is not
a problem in this application. Since, for our tracking algorithm, we are only concerned with
relative changes of the current, any static error in the assumed value Resr has no effect on the
peak power tracking. Furthermore, the time constant of any temperature-induced variation
of the Resr value is much larger than the chosen sampling time, so the tracking can be made
insensitive to this variation as well. In our converter implementation, a relative change in
current of less than 1 mA can be resolved using this method, as confirmed by experimental
measurements. It should be noted that this current sensing is achieved without the need for
a power-consuming series-sense resistors, and that the amplifier and ADC are built-in to the
microcontroller, and thus consume negligible additional power and take up no additional
area.
It should be emphasized that a key enabler to the use of this current-sensing technique is
the fact that the application requires neither absolute accuracy of the current, nor instan-
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taneous current values. Thus, the tolerance of the inductor resistance is not critical, and
the low-pass filters can be designed to provide significant averaging over a relatively long
time.
6.1.2 Tracking Precision and Speed Trade-offs
As in any MPPT application, there exists a trade-off between tracking speed and accuracy
in our converter. By averaging many current and voltage samples, it is possible to achieve
a very accurate power measurement. However, as the number of samples required for each
decision increases, so does the minimum time between decisions, which affects the speed at
which the converter responds to changes in the maximum power point.
For an N-bit analog-to-digital converter (ADC), the quantizer step size, ∆, is given by
∆ =
Vref
2N
, (6.3)
where Vref is the analog reference voltage. In the conversion between continuous analog
values and discrete digital codes, the ADC introduces a quantization error, eq, given by :
|eq| =
∆
2
(6.4)
For many types of signals the quantization errors can be represented statistically. Ref-
erence [41] contains a description of this process and the assumptions that enable the sta-
tistical representation of quantization errors. We note that in our work, the sampling time
of the ADC and the switching transitions of the power stage are not synchronized, making
the assumption of uncorrelated error and signal sequence good. Furthermore, experimental
work [42] has shown that as the signal complexity increases, the signal and quantization
error become more uncorrelated, enabling a statistical representation of the errors. Thus,
assuming that quantization error is a white noise process with zero mean and variance, the
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average noise power can be calculated as:
σ2e =
∫ ∆
2
−∆
2
p(eq) e
2
q deq =
∆2
12
(6.5)
Furthermore, it can be shown [41] that if the input signal is oversampled by a factor or M ,
the noise power np is given by:
np =
∆2
12M
(6.6)
According to equation 6.6, for every multiple of 4 that we oversample the signal by, we
achieve a 1-bit increase in the effective resolution. In the maximum power point tracking
problem addressed in this work, the frequency of the signal of interest corresponds to the
frequency of duty cycle changes (tracking frequency), and is determined by the MPPT
algorithm. An upper bound of the MPPT tracking frequency is approximately 10 times
lower than the switching frequency, to enable the converter to reach steady-state operation
after a change in duty cycle. A lower bound of tracking frequency is determined by the
system time constants associated with a change in the maximum power point location,
which in this application are quite long (on the order of seconds). Equation 6.6 can thus
be leveraged to improve the steady-state tracking efficiency. In this implementation, we
oversample by a factor of 256, giving a maximum tracking frequency of approximately 500
Hz. This is still considerably faster than what is required by the application, and as we
shall see, provides excellent tracking efficiency.
6.2 Discrete converter prototype
An experimental prototype of the MPPT converter has been developed and characterized.
Figure 6.4 shows a photograph of the peak power tracker, and Table 6.1 lists the converter
specifications; converter efficiency includes all control and gate driver losses. The efficiency
measurement was taken at a load of 500 mW, and input voltage of 1 V, and an output
voltage of 4 V. Table 6.2 lists the estimated loss-breakdown at this operating point. The
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tracking efficiency is a measurement of how close the tracking algorithm operates to the
true maximum power point, and is given by:
ηtracking =
〈Pin〉
PMPP
, (6.7)
where Pin corresponds to the converter input power, and PMPP is the output power of
the TPV module at the maximum power point. Due to the low voltage point of the TPV
module (∼ 1 V), it is difficult to make a high precision input power measurement of the
converter without also perturbing the actual operating point of the converter. An easier,
but strictly speaking less accurate, approximation of the tracking efficiency can be found
by calculating the ratio:
ηtracking,approx. =
〈Pout〉
Pout,max
, (6.8)
where Pout,max corresponds to the maximum output power from the converter. This is
only an approximation, and will over-estimate the tracking efficiency because Pout,max will
not correspond to the exact peak power point, owing to the finite resolution of the digital
PWM implementation. However, with proper knowledge of the cell I-V curve (Figure 5.3)
and the tracking algorithm step-size (PWM resolution is this implementation), one can find
an upper bound on the error in the approximation given by 6.8, and from there calculate a
minimum tracking efficiency. Using this technique, the tracking efficiency of the converter
considered here was found to be above 99%.
The converter design was guided by the desire to achieve small system size and weight,
while maintaining high efficiency. As can be seen in Figure 6.4, the majority of the circuit
board area is taken up by connectors, while the converter core (switching devices, micro-
controller, and passive components) take up a relatively small area. Figure 6.5 provides
a detailed schematic drawing of the converter. As shown, the converter can be powered
either from the Li-Ion battery output, or from an external power supply. Table 6.3 lists the
components used in the experimental prototype. Appendix E provides a complete Bill of
Materials listing, as well as a full schematic for the design. The microcontroller code used
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Figure 6.4: Photograph of the peak power tracker.
to perform the MPPT is provided in Appendix F.
6.3 Converter experimental verification
To evaluate the performance of the peak power tracker, the converter was initially connected
to a PV diode illuminated by a quartz halogen lamp. The lamp brightness and distance from
Table 6.1: Converter Specifications
Input Voltage 0.3-1.1 V
Output Voltage 1.5-4.2 V
Output Power 500 mW
Switching Frequency 250 kHz
Converter Efficiency 90%
Tracking Efficiency >99%
– 118 –
6.3 Converter experimental verification
Table 6.2: Converter Specifications
Loss Components Normalized Loss [%]
Transistor Conduction Loss 1 %
Transistor Switching Loss 2 %
Inductor Conduction Loss 1 %
Inductor Core Loss < 0.5 %
Microcontroller Power Consumption 5 %
Table 6.3: Component Listing. See Appendix E for additional information such as PCB image
files and Eagle schematic drawings.
Device Model Value Manufacturer
S1 BSO300N03S Infineon Tech.
S2 SI2351DS Vishay Siliconix
L MSS5131-822ML 8.2 µH Coilcraft
RH , RL 0603 100 kΩ Panasonic
CH , CL 0603 10 µF Murata
CIN 0805 3 µF Murata
COUT 0805 50 µF Murata
Microcontroller ATtiny861 Atmel
Gate Driver LM5111 National Semi.
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Figure 6.5: Schematic drawing of converter.
the cell was adjusted to match the expected power output from the cell when illuminated by
the micro-reactor (500 mW). This enabled initial characterization of the converter without
the added complexity of the micro-reactor dynamics. Figure 6.6 (top) shows the output
power of the converter over time, and illustrates the MPPT startup algorithm for this
experimental setup. Initially, the converter steps its duty cycle through a coarse sweep to
find the approximate point of the MPP. The duty cycle corresponding to the maximum
power observed is recorded, and once the sweep is concluded, the duty cycle is set to this
value. At this point, the converter enters the hill-climbing phase (perturb and observe), and
uses a fine step-size to reach the MPP. Note that the step-size of the hill-climbing algorithm
is too small to be visible in the top plot.
The steady-state behavior of the hill-climbing algorithm is shown in the bottom of the
figure, which shows the converter output power versus time in steady-state. This is a
zoomed-in version of the top plot, and shows the discrete steps in power corresponding to
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Figure 6.6: Experimental data showing startup behavior of power tracker (top), and steady-state
performance (bottom).
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Figure 6.7: Photograph of the experimental setup with the top two PV cells removed and a US
quarter for scale. The MEMS burner and the bottom two PV cells are visible.
a 1-bit change in duty cycle. The total PWM resolution of the micro-controller is 10 bits.
The converter oscillates around the MPP to within the resolution of the PWM signal and
the current and voltage sensors. Because the sensing and duty cycle control have similar
resolution, the hill-climbing algorithm is limited by sensing noise, and occasionally takes
one extra step in the wrong direction. It should be noted that the sampling interval for
the MPPT algorithm has been set to several seconds, as seen in Figure 6.6 (bottom). This
was done to enable high accuracy power measurements by the external instruments used to
characterize the converter, and is not a fundamental limit of the converter itself. If desired,
the MPPT algorithm can be set to sampling frequencies considerably higher (on the order of
several kHz) without a noticeable impact on tracking efficiency. In this application, however,
the system time constant of any change in maximum power point is long enough such that
the sampling frequency of Figure 6.6 is sufficient to allow efficient energy extraction from
the TPV module.
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Figure 6.8: System overview of the different components of the TPV micro-reactor system. Image
courtesy of Walker Chan.
6.4 Micro-reactor experimental results
In order to fully evaluate the MPPT converter performance in our complete system, we
tested it with an experimental system setup similar to the one depicted in Figure 5.2. The
PV cells were illuminated with the micro-reactor, shown in the photo of Figure 6.7. The
reactor is a 10 mm by 10 mm by 1 mm silicon slab with a serpentine, platinum catalyst-
loaded channel running through it [34]. Figure 6.8 shows the different components of the
TPV micro-reactor [43] A mixture of butane and oxygen is fed into one end of the channel;
carbon dioxide and water vapor are exhausted from the other end. With a butane flow of 8
sccm (standard cubic centimeters per minute) and 80 sccm of oxygen, the average surface
temperature is 850◦C. For reference, an ordinary pocket lighter burns 15 sccm of butane.
In the experimental setup, the two GaInAsSb PV cells are located directly above the
burner and another two cells are located below the burner as shown in Figure 6.7. These
four PV cells are connected in series and their output is connected to the MPPT converter.
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Experimental data from the complete system setup is shown in Figure 6.9, which shows
converter output power versus time. As expected, this plot looks similar to Figure 6.6, but
there are some notable differences. This first generation micro-reactor assembly has a typical
output power of 150 mW, due to the cell being placed at a distance from the burner that is
too far for optimum power transfer. Despite this, the demonstrated system output power
is more than two orders of magnitude higher than what has previously been achieved [44].
The measured energy density of this micro-TPV system is 75 mW/cm2. For comparison,
the best power densities reported for micro scale direct methanol fuel cell (DMFC), with
comparable size to this TPV system, are in the range from 4 to 30 mW/cm2 [45]. It should
be noted that while this early burner prototype has a lower efficiency than the fuel cell
presented in [45], previous TPV results [33] show that a comparable efficiency to that of a
fuel cell system is achievable. With better system packaging and by further optimizing the
system design we are targeting a micro-TPV system power density of 250-300 mW/cm2.
One of the difficulties encountered during system testing was that the burner experiences
occasional temperature fluctuations due to condensed butane entering the fuel supply. Bu-
tane is delivered to the burner as a gas but occasional droplets, representing additional fuel,
can enter the inlet stream. When a droplet enters the burner, there is a sudden increase
in temperature as it burns. Figure 6.9 captures such an event, which occurs slightly before
time t=45 seconds, with a correspondingly large increase in output power, followed by an
exponential decay back to steady-state. The time constant associated with this event is
such that the MPPT algorithm may take one or two steps in the wrong direction during the
increasing power phase, followed by a continuous change of direction during the exponential
decay, since the output power at each sample time is lower than the previous sample. The
result is that while the converter may operate slightly off of the peak power point during
this transient event, it is guaranteed not to move more than a few steps in the wrong direc-
tion, ensuring a quick return to the maximum power point once the burner has returned to
equilibrium.
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Figure 6.9: Experimental data showing the output power of the MPPT as a function of time. The
temporary increase in output power around time t=45 seconds is due to a butane droplet forming
and causing an increase in burner temperature.
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Chapter 7
Integrated Distributed MPPT in 0.35µm
CMOS
The previous chapter illustrated the benefits associated with a distributed MPPT architec-
ture in our TPV application, along with experimental results from an MPPT implemen-
tation using commercially available, discrete semiconductors. While we achieved relatively
good efficiency and small size, our discrete implementation approaches the limit of what is
achievable using off-the-shelf discrete semiconductors and microcontrollers. As we seek to
realize further improvements in efficiency as well as significant reductions in size, the best
option is to pursue a fully integrated custom design in a low-voltage CMOS process.
A custom CMOS chip enables us to substantially decrease the converter parasitic power
losses, thanks to two advantages offered in an integrated process:
1. A custom CMOS design enables the use of low-voltage power devices with optimal
device widths for a specific operating frequency. Rather than being limited to the
small selection of discrete transistors of suitable device widths (and often-time higher
operating voltage than our desired 5 V), we can tailor each power transistor to just
the right on-state resistance and parasitic capacitance trade-off that we desire for our
operating power and frequency.
2. Custom control circuitry can achieve considerably lower power consumption than a
full-fledged microcontroller, which is a general purpose device with many peripherals
that consume power whether they are needed or not. By only implementing the mini-
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mum required hardware to achieve our functionality, we can expect a drastic reduction
in control losses. This is particularly important in our low-power applications, where
even just a few mW of control losses has a big impact on overall efficiency.
In this chapter we seek to leverage the advantages of a custom design in a low-voltage
process, and present solutions for achieving very low standby and control power, as well as
a size/efficiency optimized power stage.
7.1 System Overview
The maximum power point tracker we have developed is illustrated in the schematic drawing
of Fig. 7.1, alongside the other system components. The power tracker consists of two
primary structures: the control stage and the power stage. The task of the control stage is
to provide the duty cycle command (and associated gate drive signals) to the power devices
to ensure that the TPV cell is operating at its most efficient point – the maximum power
point. Many different techniques [38] have been proposed to implement the maximum power
point tracking functionality. In this work, we use Perturb and Observe (P&O) [46]. Since the
duty cycle (D) directly affects the input voltage (cell voltage) through the boost converter
relationship Vin = Vout ∗ (1 −D), it is sufficient to perturb the duty cycle and observe the
change in input power. The P&O technique is well-suited for digital implementation, which
we have chosen for our 0.35 µm CMOS design. The details of the control stage are presented
in section 7.2
The power stage comprises a CMOS integrated boost converter with an off-chip inductor
and capacitors. The control stage and gate drivers are all powered from the intermediate
energy buffer on the output, which is a lithium-ion battery in Fig. 7.1, but can be any charge
storage device with suitable energy density and voltage range. A detailed description of the
power stage and its operation is presented in section 7.3.
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Figure 7.1: Schematic drawing of the system architecture. The integrated maximum power point
tracker consists of a boost converter power stage and a control stage, all implemented in a 0.35 µm
CMOS process. The main boost inductor Lboost and input and output bulk capacitors are placed
off-die, though there is significant on-die capacitance across the output of the boost converter for
high-frequency switching currents.
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7.2 Control
Here we introduce how the controls of our system are realized while achieving the goals
of very low sensing and control loss and maximum extraction of available energy from the
source.
7.2.1 Lossless Current Sensing
While voltage sensing is typically relatively easy to implement, sensing of current in a
power converter is often more challenging. The current sensing method used in this work
is shown in Fig. 7.2. It provides lossless sensing of the current by utilizing the parasitic
resistance of the power inductor (Lboost of Fig. 7.1). (The approach is “lossless” in the
sense that it does not introduce additional loss beyond what is already unavoidably present
in the circuit.) This method results in overall increased conversion efficiency, since no
additional sense resistors are introduced into the circuit, which would add power loss to
the system. The average voltage across the inductor, 〈vL〉, is directly proportional to the
average inductor current, IL, since in steady-state, L〈
diL
dt
〉 is zero by definition. The low-
pass filtered differential voltage Vhigh − Vlow can thus be used to measure the average input
current. This sensing method is well suited to this application as we only need to know
relative currents (and powers), not absolute values. Variations in inductor ESR are thus
not problematic. Furthermore, as was illustrated in the discrete implementation of Chapter
6, the time constant of any temperature-induced variation of the ESR value is much larger
than the chosen sampling time, so it does not negatively affect tracking performance.
7.2.2 Analog to Digital Converter Overview
We implemented the ADC architecture of Fig. 7.3 to convert the analog low-pass filtered
differential voltage of Fig. 7.2 to a digital value. The architecture provides inherent low-
pass filtering through the counting stage, which is beneficial since it reduces the analog
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Figure 7.2: Schematic drawing of the lossless current sensing implementation. The voltage drop
across the inductor parasitic resistance Resr is extracted through low-pass filtering.
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Figure 7.3: Block diagram of the differential ADC architecture with inherent low-pass filtering and
low power and area requirements.
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filtering requirements of the signal. This directly translates to a reduction in silicon area by
the integrated filter resistors and capacitors. Other key characteristics of the architecture
of Fig. 7.3 are low power consumption and very small area. The active area occupied
by the two ADCs (for current and voltage measurement) is 0.083 mm2, and the power
consumption for two ADCs at a sampling rate of 100 Hz (much faster than what is required
for the application) is 48 µW. Furthermore, the ADC architecture can be implemented as
a single-ended ADC by connecting Vlow to a fixed reference voltage. We use this strategy
to measure the input voltage of the MPPT, with Vlow tied to ground and Vhigh connected
to the input voltage through a resistor divider.
Here we discuss the operation and design of the components of Fig. 7.3 in more detail:
7.2.3 Differential voltage to single-ended current converter
The conversion from differential voltage to single-ended current is performed by the circuit
block shown in Fig. 7.4, which is a translinear amplifier adapted from [47]. The circuit
operation can be analyzed by using the translinear principle [48,49]:
Vlow − VGS1 − VGS4 + VR + VGS3 + VGS2 = Vhigh (7.1)
Since the currents through M2 and M4 are the same, their corresponding VGS values must
also be the same. A similar argument holds for M1 and M3, resulting in:
VGS2 = VGS4, VGS1 = VGS3 (7.2)
Using the results of Eq. 7.2 in Eq. 7.1 gives the result:
VR = Vhigh − Vlow
i =
Vhigh − Vlow
R
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The current Ibias + i is mirrored to the output, and transistor Msub is biased to subtract
Ibias, leading to:
Ictrl = i =
Vhigh − Vlow
R
Shown in Figure 7.5 is a plot of simulated performance of the voltage-to-current converter.
It shows the output current (Ictrl) versus differential input voltage (Vlow is held at 500 mV
while Vhigh is swept from 500 mV to 512 mV, corresponding to the expected maximum
average inductor voltage drop of 12 mV). Also shown is a linear least-squares estimate,
illustrating the good linearity of the converter. We can characterize the converter by its
voltage to current coefficient, Kvi =
dI
dV
. In this example, Kvi is approximately 0.293
µA/mV . Much care was taken in the design of the converter to minimize linearity errors.
The transistor Msub is not set to subtract the entire 5 µA bias current, but only 4.5 µA to
increase linearity, as determined by simulation.
7.2.4 Current-controlled oscillator
The output current of the circuit block of Fig. 7.4 is used to control the frequency of
the current-controlled oscillator of Fig. 7.6. It comprises a bias network, current-starved
inverter, an on-chip capacitor, and a Schmitt trigger to produce a square-wave output
voltage whose frequency is dependent on the input current.
The oscillation frequency is given by:
fosc =
Ictrl
2∆VSchmittCosc
, (7.3)
where ∆VSchmitt is the hysteretic voltage of the Schmitt trigger (which thus sets the am-
plitude of the triangle waveform), and Cosc is the capacitor value. The resulting waveform
has a duty cycle of approximately 50%, owing to the fact that the charge and discharge
transistors of the current-starved inverter are biased by the same current.
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Figure 7.4: Schematic diagram of differential voltage to single-ended current converter used as the
first stage of the ADC architecture of Fig. 7.3.
By changing the bias current, we can thus control the oscillation frequency in a linear
matter. Since Cosc and ∆VSchmitt are determined at design time, we can combine them into
a single coefficient, Kif giving us the relationship
fosc = Kif Ibias.
Figure 7.7 shows a simulated plot of the frequency versus control current characteristics
for the Schmitt trigger oscillator, together with a linear least square error fit. From this,
we we can deduce the proportionality constant Kif to be approximately 0.94 MHz/µA. We
also see from the plot that the frequency and bias current are very well approximated by a
linear relationship. In this simulation (and in the experimental prototype), Cosc has a value
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Figure 7.5: Plot showing simulated performance of the voltage to current converter of
fig:translinear, together with a linear least-squares estimate. Vlow is held at 500 mV while Vhigh
is swept from 500 mV to 512 mV, corresponding to the expected maximum average inductor voltage
drop.
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Figure 7.6: Schematic diagram of current-controlled oscillator used in ADC architecture of Fig. 7.3
of 273 fF, and the Schmitt trigger oscillator has a hysteretic voltage value of 1 V.
7.2.5 Digital Counter
The output of the current-controlled oscillator (fosc) is fed into a digital counter to produce
a value proportional to the differential input voltage. A schematic drawing of the 9-bit
digital counter is shown in Fig. 7.8. The counter is resettable via the RESET command,
followed by an ENABLE command that begins the counting phase.
The relationship between the count K, and our other parameters is is given by:
K = (Vhigh − Vlow)KviKifTsample,
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Figure 7.7: Plot showing simulated control current to frequency relationship of the Schmitt trigger-
based oscillator of Figure 7.6. Also shown is a linear approximation for the relationship.
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Figure 7.8: Schematic diagram of the digital counting stage used in ADC architecture of Fig. 7.3.
where Tsample is the sampling time
1, and the other parameters are as described previously.
We denote KH by the count we will get for the largest inductor current we see (400 mA
in this application), and KL by the count corresponding to the lowest inductor current we
see (0 mA). We must then choose Tsample such that KH < 512 (for a 9-bit counter) to
prevent counter overflow. To keep the counter (and subsequent logic elements) relatively
small, we also desire KH to be as small as possible, given the constraint above. While it is
tempting to try to design the system such that KH is 512 and KL is 0, this should typically
be avoided, as it implies that the voltage to current converter needs to be linear all the way
down to zero current, which is very difficult to achieve in practice.
In our TPV system, the largest inductor ESR that we expect to see is 30 mΩ, giving
us a maximum average inductance voltage drop of 12 mV. From Figures 7.5 and 7.7, we
can see that this corresponds to a maximum expected control current of 4 MHz. However,
since Figure 7.5 7.7 were generated from typical transistor models under room temperature
conditions, we also determined the maximum frequency under 80 degrees Celsius, with fast-
fast corner transistors. Through simulation, we observe a maximum frequency of 4.3 MHz
in that case, which will determine the appropriate sample time to ensure that the counter
does not overflow. Our maximum sample time for a 9-bit counter is thus:
Tsample =
CH
fosc,max
=
512
4.3
= 119µs (7.4)
1If possible, it would be preferable to make Tsample an integer number of switching periods to help cancel
out the effect of the residual ripple. This is similar to the 60 Hz noise canceling technique commonly used
in dual-slope ADCs. In this work, the sampling times is controlled from off-chip, so the added timing
complexity of integer sampling made this a less attractive option.
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A sampling time of 119 µs will correspond to an approximate KL of 60, giving our
ADC an effective resolution of KH − KL = 512 − 60 = 452. It should be pointed out
that it is possible (through careful fine-tuning) to achieve an effective resolution of 9-bit in
this ADC, despite the non-zero frequency associated with a zero voltage drop across the
inductor. Implementing the resistive dividers used to sample Vhigh and Vlow to provide a
slight negative differential voltage would have the effect of decreasing KL all the way to
zero, if desired. While the non-linearity would suffer at very low counts, this may be a
desirable trade-off, in particular if high resolution at higher currents is important.
In out TPV MPPT experimental prototype, we provide the sampling clock externally, to
enable a wide range of tunable ADC resolutions for a variety of inductor ESRs and output
powers. The digital counter was implemented using low-voltage transistors in the 0.35 µm
process, which can operate at substantially higher frequencies than the maximum 4.3 MHz
used here. For applications which use very high frequency sampling, care must be taken to
employ flip-flop with sufficiently high operating frequency range.
7.2.6 Digital Logic
The MPPT algorithm was implemented in digital logic, and Fig. 7.9 shows a block diagram
of the key components. The current and voltage measurements are provided as 9-bit values
from the ADC, and the digital multiplier calculates the corresponding input power. This
power is then compared to the last power sample, and if it is smaller, the perturbation
direction is changed. Depending on the direction, the digitally-stored duty cycle command
is either incremented or decremented in the accumulator, and the duty cycle command is
translated to a time-domain waveform by the digital pulse-width modulator.
Through appropriate choice of sampling time and resistor dividers, the ADC and digital
logic described in this work can be employed in a variety of output power applications. For
the parameters calculated here, an expected power range of 0-500 mW with an effective
sensing resolution higher than 8-bits can be achieved.
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Figure 7.9: Block diagram illustrating digital implementation of Perturb and Observe MPPT algo-
rithm.
7.2.7 ADC Power Consumption Discussion
A key metric in an ADC is the energy required per conversion. This is particularly important
in this application, where the sampling rate is less important. We present here a discussion
of power consumption and energy per conversion, as it pertains to the proposed ADC
architecture.
Ignoring leakage currents, there is no static power consumption by the digital counter.
Consequently, the energy consumed by the counter per conversion is fixed, and independent
of the sampling time (but data-dependent, with higher counts consuming more energy due
to the number of switched transistors). While less obvious, a similar result can be obtained
for the Schmitt-trigger oscillator. The average current through the current-starved inverter
leg of the oscillator is:
〈Iinv〉 = Cosc
∆VSchmitt
Tosc/2
= 2Cosc∆VSchmittfosc = Ictrl, (7.5)
where Eq. 7.3 is used to simplify the expression.
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The average current drawn by the oscillator is then:
Iavg = Ibias−network + 〈Iinv〉+ ISW,Schmitt = 3Ictrl + ISW,Schmitt, (7.6)
where Ibias−network is the power consumed by the bias network of Figure 7.6 (2Ictrl), and
ISW,Schmitt is the dynamic current consumed at each switching interval in the Schmitt trigger
itself. If we (for now) assume that ISW,Schmitt is negligible (compared to the dynamic and
static currents from the other components of Figure 7.6), Eq. 7.6 can be used to express
the approximate average power consumption of the ADC as:
Padc = 3VDDIctrl. (7.7)
The energy per conversion required from the oscillator is simply the average power drawn
times the sampling time:
Econv = 3VDDIctrlTsample (7.8)
Econv = 3VDD2Cosc∆VSchmittfoscTsample = 6VDDCosc∆VSchmittKF , (7.9)
where KF is the final value of the digital counter (equal to foscTsample) after the sampling is
complete. We see that the energy per conversion of the oscillator is data-dependent, but it is
not dependent on the sampling time. We should also point out that to minimize the energy
required per conversion, it is desirable to keep Cosc and ∆VSchmitt as small as possible.
Reducing either of these two values too much, however, increases the noise of the oscillator.
Making ∆VSchmitt too small makes the transition times of the Schmitt trigger susceptible to
small variations in transistor threshold values and increases the coupling between voltage
noise on the capacitor and jitter in the frequency output. A small change (noise) in voltage
can then have a large impact on the frequency output. Similarly, making the capacitor Cosc
too small increases the
kT
C
noise at the input of the Schmitt trigger.
It should be noted that if Cosc and ∆VSchmitt are made sufficiently small, the approxi-
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mation that ISW,Schmitt is negligible is no longer valid. For ultra low-power designs, low
power Schmitt trigger circuits [50,51] must be investigated, or other more suitable oscillator
circuit employed.
The voltage to current converter does in fact consume static power during a conversion,
so the energy per conversion will depend on the sampling time2. The power consumed by
the translinear voltage to current converter of Figure 7.4 is given by
P = 6VDDIbias. (7.10)
The factor of 6 in this equation comes from the six branches that carry the bias current in
Figure 7.4. This factor can be reduced by appropriately scaling the bias network transistors
to carry only fractions of the required bias current for the translinear circuit, but the mini-
mum value of the coefficient must be larger than 3 (for the two legs of the translinear circuit
block, as well as the output current mirror, all of which must carry the full Imathrmbias). In
this work, all transistor were scaled to carry the same bias current. To reduce the power
of the voltage-to-current converter, it is desirable to reduce Ibias. The energy required per
conversion is given by
Econv = 6VDDIbiasTsample =
6VDDIbiasK
fosc
=
6VDDIbiasK
(Vhigh − Vlow)KviKif
. (7.11)
Therefore, to minimize the energy per conversion in the voltage-to-current converter, we
want to make the parameter Kvi as large as possible, and Ibias as small as possible. Kvi
can be made large by using a small value of R in the translinear amplifier. However, since
we are limited by the fact that Ibias/2 must be larger than i, we can not increase Kvi
arbitrarily, without also increasing Ibias/2. Thus, the best we can do is to try make i a
large fraction of Ibias. However, as discussed earlier, as i becomes a larger fraction of Ibias,
the linearity of the voltage to current converter deteriorates, which may decrease ADC
2For the analysis considered here, we assume that the ADC can be turned off (power gated) when a
conversion is not taking place. For simplicity, such mechanisms were not implemented in the experimental
prototype, but it can be done by the addition of just a few transistors.
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Figure 7.10: High-level schematic drawing of counter-based digital pulse-width modulator imple-
mentation.
overall performance. In a given design, there is thus a certain i to Ibias ratio that gives
the best power efficiency to linearity trade-off. As the voltage-to-current converter stage
is scaled with this ratio constant, the energy per conversion is yet again constant. This is
because as the absolute values of Ibias and i are increased, the sampling time Tsample can
be correspondingly reduced, leading to a constant energy per conversion.
We thus note that for a given design where the power/linearity trade-off has been made,
the energy required per conversion for this ADC architecture is constant. However, at very
low power levels the power losses that have been ignored in this analysis (e.g. counter
leakage currents, Schmitt-trigger dynamic and static power consumption) will become large
enough such that their contributions must be taken into account.
7.2.8 Digital Pulse Width Modulator
The digital pulse width modulator (DPWM) of Fig. 7.10 is used to convert the digital
code held in the accumulator (of Fig 7.9) to a series of pulses of the correct width to
drive the gates of the power MOSFETs. The design is a counter-based solution, which
ensures monotonicity and achieves good linearity, while keeping the implementation area
low. Because of the relatively low switching frequency and DPWM resolution (6-bit), the
power consumption of the DPWM can be kept low. At a switching frequency of 1 MHz,
the estimated (from simulation) power consumption of the DPWM is 0.45 mW.
Shown in Figure 7.11 is a detailed schematic drawing that illustrates how the DPWM
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is implemented, while making use of many of the components already designed for other
part of the converter. The frequency is controlled by an external bias current, which is
fed to a current-to-frequency-converter (using the same design as the current-controlled
oscillator of Figure7.6 which was previously designed for the ADC). The resulting high (∼
128 MHz) frequency clock is fed to a 9-bit counter (using the same design as the digital
counting stage for the ADC, shown in Figure 7.8). The 7 lowest order bits from the counter
is connected to a 7-bit comparator, which compares the counter output to the 7-bit duty
code that the MPPT logic outputs. When the count exceeds the duty value, the output of
the comparator is triggered, which resets the flip-flop. Whenever the counter has counted
up to 128 (COUNT<7> goes high), the counter is reset, and the edge-triggered flip-flop
sets its output (Q) high, so that the PWM output is high until the 7-bit comparator resets
it again.
The counter-based DPWM is easy to implement, takes up a small amount of die area, and
provides inherent monotonicity. The drawback of the architecture is high power consump-
tion as the frequency and resolution is increased. The DPWM was implemented in 0.35 µm
CMOS technology, which enables the relatively small digital blocks to operate at frequencies
well in excess of what is required here. It is expected that the DPWM implementation of
Figure 7.11 can operate with 7-bit resolution at switching frequencies well in excess of 10
MHz, with a power consumption penalty (e.g. 10x higher than what was observed in this
work).
7.3 Power Stage
The power stage described in this section was designed with the help of my colleague Wei
Li, who also provided assistance in the layout of the pad-ring for the final TPV MPPT chip.
The power stage of the TPV tracking system is an integrated synchronous dc-dc boost
converter. In the maximum power operating condition, it converts 0.8-1.3 V from the output
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Figure 7.11: Detailed schematic drawing of DPWM implementation.
of the TPV cell to 3.6-4.2 V for battery charging. A TSMC 0.35 µm thick oxide device
process is used to provide 5 V blocking voltage capability. Since the maximum power output
of the TPV cells is approximately 300 mW (as seen in Fig. 5.3), the device sizes and gate
driver taper factor are optimized for this power level, to balance the capacitive switching loss
and conduction loss [52]. The IC power stage is designed to be flexible, enabling operation
at switching frequencies to beyond 1.5 MHz, and with either hard-switching or high-ripple
soft-switching operation [53].
Since the converter will operate at the optimal power output condition of the TPV unit
most of the time, the system only needs to operate efficiently over a relatively narrow
power range. This opens up the possibility of using high-ripple zero-voltage-switching (ZVS)
soft-switched operation. Fig. 7.12 shows sample soft-switching waveforms of this mode of
operation.
If the inductor current iL has peak-to-peak current ripple over 200% of the average
current, soft-switching can be implemented [54–56]. After the high-side device is turned off
and before the low-side device is turned on, the inductor current will discharge the drain-
source capacitance of the low-side device and charge the capacitance of the high-side device.
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Figure 7.12: Simulated waveforms to illustrate soft-switching operation. Vin = 0.9 V, Vout = 4 V
and Pout = 300 mW.
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The converse can likewise be made to happen on the other transition. By adjusting the
dead-times between the switching of the two devices carefully, ZVS can be achieved at the
turn-on transition for both devices.
Self-adjusted digital dead-time control circuitry is introduced to provide enhanced perfor-
mance in soft switching. This self-adjusted dead-time control circuit has several advantages,
including simplicity, low power consumption, fast response to changes in operating condi-
tion, and the ability to extend the soft-switching operation range as compared to fixed
dead-time control. Fig. 7.13 shows a simplified schematic of the dead-time control circuit.
The self-adjusted dead-time circuit controls the dead-time based on the voltage level at the
drain of the low-side device, Vnd. The low-side device will only be turned on once voltage
Vnd drops below the dead-time logic threshold. Likewise, the high-side device will only
be turned on after voltage Vnd rises above the dead-time threshold level for the high-side
device turn-on. A Schmitt trigger is used to set the upper and lower switching threshold
voltages and also provide stability improvement.
To address operating conditions when ZVS switching will not occur, an additional 28 ns
dead-time limit is set. This enables hard-switching operation to be employed if desired,
and also ensures correct operation under conditions (such as transients) that disrupts soft-
switching operation. (This window size is determined by the longest required dead-time for
ZVS with minimum inductor current ripple.)
The power stage design is compatible with both soft and hard switching operation. The
final optimized size (device width) for the NMOS transistors is 118000 µm, and for the
PMOS transistor is 121000 µm. A taper factor of 11 is chosen for the gate drivers to
balance the gate drive loss and switching loss of the power devices. The dead-time control
logic and gate drivers are powered by the output of the converter.
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Figure 7.13: Simplified schematic drawing of the self-adjusted dead-time control circuit used to
achieve ZVS. Additional logic ensures switching even when soft switching is not realized.
7.3.1 Experimental Results
The TPV tracking system was fabricated in a TSMC 0.35 µm CMOS process and mounted
in a QFN40 package. An annotated die photo of the converter is shown in Fig. 7.14, and
approximate silicon area breakdown is presented in Table 7.1. The converter specifications
are shown in Table 7.2. Table 7.3 provides a listing of the passive component used in the
design (notice that different inductors were used in size/efficiency analysis). An annotated
photograph of the test-board where the TPV converter chip was mounted is shown in
Figure 7.15.
Power Stage Characterization
Shown in Fig. 7.16 are experimental waveforms of the converter which illustrate soft-
switching operation using a 0.9 µH inductor with 11-120-P material, and operating at
an input voltage of 0.9 V, an output voltage of 4 V, and an output power of 300 mW.
Hard-switching waveforms are also as would be expected. Measured converter efficiencies
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Figure 7.14: Annotated die photo of the maximum power point tracker implemented in a 0.35 µm
CMOS process. Total die area is 4x4 mm, with approximately 1.16 mm2 of active area (see Table 7.1
for more details regarding area breakdown).
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Table 7.1: Converter Area Breakdown
Component Area [mm2]
ADCs (2) 0.083
Analog Bypass Capacitors (oversized) 0.131
MPPT Logic 0.192
DPWM 0.031
Digital Decoupling Capacitors (oversized) 0.134
Power Devices 0.752
Gate Drives 0.061
Dead-time Control 0.040
Output Capacitor 1.21
Total Active Area 1.159
Total Capacitor Area (oversized) 1.475
Table 7.2: Converter Specifications
Input Voltage Range 0.8-1.3 V (1 V Nominal)
Output Voltage Range 3.6-4.2 V (4 V Nominal)
Nominal Output Power 300 mW
Switching Frequency 500 kHz
Converter Peak Efficiency 95.4%
Tracking Efficiency >98%
Table 7.3: Component Listing
Device Model Value Manufacturer
L SER1360-103KL 10 µH Coilcraft
COUT 0603, X5R 2 x 1 µF Murata
COUT 0402, X5R 4 x 0.1 µF Murata
CIN 0603, X5R 4 x 1 µF Murata
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Figure 7.15: Annotated photograph of printed circuit board used for testing the TPV converter. A
detailed schematic of the test board is provided in Appendix G.
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Figure 7.16: Experimental waveforms of the power stage drain voltage and inductor current, as
well as the DPWM signal. The dead-time control circuitry adjusts the timing of the gate signals to
achieve ZVS. In this example, the input voltage is 0.9 V, the output voltage is 4 V, the inductor
value is 0.9 µH, and the output power is 300 mW.
for various power and voltage levels are shown in Fig. 7.17 for one power-stage implementa-
tion under hard-switched conditions. It can be seen that the converter has a peak efficiency
of 95.4% with Vin = 1.3 V, Vout = 4 V and output power of 300 mW.
With the low output power and requirements of small size and high efficiency in this work,
inductor size and converter performance trade-offs become important, especially as inductor
size dominates the overall size of the converter (for most design conditions). Fig. 7.18
shows the measured converter performance for different frequencies, inductor designs and
operating modes with a nominal input voltage of 1 V, output voltage of 4 V and output
power of 300 mW. A picture of some of the inductors used in the experimental measurements
is shown in Fig. 7.19. For reference, the TPV converter chip and a US penny are also shown
in the picture, as well as a cm-scaled ruler.
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Figure 7.17: Plot of measured power stage efficiency in hard-switching operation at fsw = 500 kHz.
Input capacitance is 4 µF, output capacitance is 4.8 µF, and the power inductor is 8 µH wound on
a P9/5 3F3 core with 3 × 28 AWG.
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As part of evaluating our system, we undertook a detailed study of achievable efficiency
as a function of inductor size, switching frequency and operating mode (hard switching
vs. soft switching). This included modeling of system losses for numerous designs (using
loss models of commercial inductors along with detailed models of our own converter IC)
and experimental validation of a subset of designs. We considered operation at frequencies
from 500 kHz to 1.5 MHz, with inductance values selected for both soft- and hard-switching
operation.
At higher operating frequencies, designs can effectively use either high-permeability core
materials or low-permeability core materials. An advantage of some low-permeability mate-
rials (e.g., NiZn ferrites) is that the effect of core loss can be reduced to an extent, benefiting
the use of high-ripple soft switching. As illustrated in Fig. 7.18, at the lowest inductor vol-
umes tested (≈ 80 mm3), the achieved experimental efficiencies with soft switching and hard
switching were very close. (The soft-switched design operated at 1.5 MHz, while the hard
switching design of comparable efficiency operated at a reduced frequency of 1 MHz; con-
sidering only 1.5 MHz operation, soft switching was superior by more than 2% in efficiency.)
However, our models suggest that with an appropriate customized low permeability core
material (relative permeability of 20-30), a soft-switched implementation could perform sig-
nificantly better than a hard-switched implementation at frequencies above 1 MHz. (Our
experimental results were limited to available commercial cores, and did not include an
appropriate custom core material.)
Figure 7.20 shows calculated converter efficiency as a function of inductor size for a
wide variety of commercial cores and inductance values, for both hard and soft switching.
Figure 7.21 overlays these calculated results with the experimental results from Fig. 7.18.
It can be seen that the measured experimental results all fall in to the range expected from
model calculations. Consequently, Figs. 7.18, 7.20, and 7.21 show the frontier of inductor
size vs. conversion efficiency, at least for the types of core materials and inductor designs
evaluated.
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Figure 7.18: Measured converter efficiency for various inductor sizes and values. Inductors are
wound on selected available cores. “hs” stands for hard-switching and “ss” stands for soft-switching.
Operation is for Vin = 1 V, Vout = 4 V, and Pout = 300 mW.
SER1360     P9/5     11-120
Figure 7.19: Picture of some inductors used for the experiment. The packaged TPV converter chip
and a US penny are shown for size reference, together with a cm-scale ruler.
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Figure 7.20: Calculated converter efficiency versus inductor sizes. All inductors are commer-
cially available from Coilcraft and Vishay. “hs” stands for hard-switching and “ss” stands for soft-
switching.
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Figure 7.21: Measured and calculated converter efficiency versus inductor sizes. The measured
results agree well with calculated values. Operation is for Vin = 1 V, Vout = 4 V, and Pout =
300 mW.
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7.3.2 Tracking Performance
To evaluate the performance of the peak power tracker under repeatable conditions, the
converter was attached to two crystalline Silicon series-connected solar cells illuminated
by a halogen lamp to produce I-V characteristics similar to that produced by the micro-
burner. This enabled characterization of the converter without the added complexity of the
micro-reactor dynamics.
Shown in Fig. 7.22 are plots of power versus time, illustrating the peak power tracker
performance. In the top plot, the tracker is started with a duty cycle set to operate at a
voltage that is higher than Vmpp. The bottom plot shows the corresponding data when the
starting voltage is set below Vmpp. In both cases, the converter correctly finds the maximum
power point and tracks it to within the resolution of the duty cycle command and the noise
in the power measurement. The tracking efficiency, ηtrack, is a measure of how precisely
the MPP is tracked, and is given by: ηtrack =
〈Pin〉
PMPP
, and is above 98% in both cases in
Fig. 7.22.
Fig. 7.23 shows a plot of converter input power versus input voltage, which illustrates the
I-V characteristics of the source, which is similar to the plot shown in Fig. 5.3. In addition,
the discretization of the input voltage illustrates the finite achievable voltage step-size. The
minimum step-size is limited by the resolution of the digital pulse-width modulator.
7.3.3 Conclusions
We have presented a distributed MPPT architecture for use with a portable TPV power
generator. By employing intelligent, local, tracking of the MPP, the overall energy of the
system can be increased. A discrete power converter implementation has been designed
and tested with the full TPV power generator, showing efficient power conversion and
tracking of the optimum operating point of the TPV cells. To address the high control
losses and non-optimum power transistor sizes associated with the discrete prototype, a fully
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Figure 7.22: Time-domain plot of the converter input power, showing maximum power point track-
ing.
integrated design was developed in 0.35 µm CMOS technology. Custom low-power voltage
and current sensing techniques were developed, together with a low-power conting-based
ADC that is suitable for loss-less current sensing. A digital perturb and observe algorithm
was implemented in CMOS logic, along with a counting-based DPWM and integrated gate
drive circuitry and power transistors. We perform a detailed performance comparison for a
variety of inductors and frequencies, and combine measured and modelled data to map out
the possible size and efficiency trade-offs for the power stage. Finally, we show experimental
results with excellent tracking of the MPP, along with high conversion efficiency and very
low control losses.
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Figure 7.23: Plot showing the power and voltage dependence of the experimental power source, using
the same data as that which generated Fig. 7.22. The voltage step-size is limited by the resolution
of the digital pulse-width modulator.
7.3.4 Future Work
Here we outline a few areas that could benefit from additional research:
Low-Power High Frequency DPWM
In this work we employed a simple counting based DPWM for its simplicity and small
area. As digital control becomes more prevalent in power electronics, more power efficient
DPWM designs will be required. Many alternative DPWM implementations trade-off die-
area for power loss, making a high-resolution, high-frequency, low-power DPWM take up
considerable size. There is thus room for further innovation in this area to develop compact
and efficient DPWM solutions digital control of power electronics.
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Theoretical Analys of Optimum Resolution of PWM and Sensing
While much work has been done to come up with different algorithms for performing maxi-
mum power point tracking, much less attention has been paid to the important area of how
to implement these algorithms. Particularly in a fully integrated solution, where one has
complete control of the resolution of the DPWM and the ADC, it is important to allocate
the control power budget to the area where it provides the most benefit. Since once can
easily trade-off ADC resolution/speed and power consumption, it is important to quantify
what are the appropriate design parameters. A theoretical analysis of this trade-off would
be highly valuable for many designers of MPPT circuitry.
Power MPPT from Low-Voltage Input
In this application, the MPPT is powered from the 4 V output voltage (owing to the
existence of a voltage buffer on the output). In many other applications, such a voltage
buffer may not exist, and the circuit needs to be powered from the low-voltage input. A
boot-strap circuit that starts the circuit up from a low (< 1 V) input voltage would therefore
be desirable.
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Chapter 8
Solar Photovoltaic Applications
8.1 Motivation
With rising world-wide energy demands and soaring prices of fossil fuels, interest in renew-
able energy sources has increased. Among these, solar photovoltaic (PV) energy has seen a
rapid growth in the last few years, resulting in decreased prices of PV cells as production
capacity increases at a fast pace. As the PV cell prices decrease, the cost of the power
electronics required to extract the maximum power of the PV modules and to interface
the PV system to the grid is becoming a larger part of the overall system cost [57]. Much
attention has therefore been given to the development of power electronics that enable a
cost reduction of the overall system. In addition, much research is focused on increasing
the efficiency of the power processing stage, as well as on improving the power yield of the
overall system [58, 59]. This chapter investigates techniques for implementing low-voltage
distributed power electronics in a solar photovoltaic system, and explores the achievable
system output power improvements under real-world conditions.
8.2 PV Characteristics
Fig. 8.1 shows a schematic drawing of a PV system. The DC output voltage of the solar
array is controlled by the maximum power point tracker (MPPT) to ensure optimum power
extraction from the solar array. The maximum power point (MPP) changes with temper-
ature and irradiation, so the MPPT dynamically adjusts the operating point of the array
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to track these changes. The DC output of the MPPT is then fed to an inverter, which
connects to the grid.
Unfortunately, the amount of power that can be extracted from MPP operation of a
series- or parallel-connected set of PV cells may be substantially lower than the power that
could be extracted if each cell were operated at its individual maximum power point. As
shown in Fig. 8.2 (top), the output power is significantly higher when a PV cell receives full
sunlight (1 kW/m2) than when it receives 25% of full sunlight. Fig. 8.3 shows a drawing
of a PV module, which typically consists of 36 to 72 series-connected PV cells. Because
the cells are all connected in series, the module output current is limited by the weakest
cells. The output current of each cell varies strongly with irradiation, as can be seen in
Fig. 8.2 (bottom). The current also changes with manufacturing lot (sometimes also within
a lot), temperature and age [61], so cell-current mismatch is a common phenomenon which
reduces power yield. The most severe effects are seen when PV modules experience different
irradiation levels across the module (typically due to partial shading). The shaded cells are
reverse biased by the other series-connected cells, and can be driven into reverse conduction,
acting as power loads, wasting power and incurring damage through localized dissipation
at hot spots.
To prevent damage to the shaded cells by reverse current, bypass diodes are commonly
employed, as shown in Fig. 8.4. In practice, one diode per 18 to 24 cells is typically used.
When shading of one or more cells causes the bypass diode to conduct, the section of cells
that is bypassed contributes no power to the output.
The importance of these effects on design should not be underestimated. Indeed, field
Grid
DC
AC
MPPT
PV Array
DC DC
Figure 8.1: Schematic drawing of a PV system.
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Figure 8.4: Schematic diagram illustrating the use of bypass diodes to prevent damage to shaded
cells.
results from early residential photovoltaic installations incorporating long strings of cells
showed a significantly lower total power yield than expected [62]. A large portion of the
yield reduction can be attributed to the problem of partial shading of the solar panel from
obstructions such as clouds, power lines, utility poles, trees, and dirt.
8.3 PV System Evolution
The problem of partial shading has led to the evolution of PV system architectures illus-
trated in Fig. 8.5. Most early installations used a central converter, as shown in Fig. 8.5a.
In this architecture, a number of PV modules are connected in a series string to achieve a
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Figure 8.5: Schematic diagram of PV system evolution.
high output voltage. Multiple groups of these strings are connected in parallel to increase
the power output. The advantage of this technique is the ability to use a single high-voltage,
high-power central inverter that can be made very efficient. The disadvantage is that since
all of the strings are constrained to operate at the same output voltage, some strings will
not operate at their maximum power points (MPP) in case of uneven irradiation of the
modules, or mismatched cells/modules. This can lead to large reductions in power yields
from what is theoretically possible.
To mitigate problems with MPP mismatch, the string inverter concept was developed
(Fig. 8.5b), in which each series-string of modules is connected to its own inverter. This
enables each string to be operated at a voltage that coincides with its MPP, and thus
improves power yield. One disadvantage of this approach is the need for several inverters of
lower power than the central inverter system. This typically leads to a less efficient and more
expensive power converter system [37]. Although each string of PV modules is operating at
its MPP, total output power is still constrained by modules with reduced output capability.
In the case where a module is sufficiently shaded, its bypass diodes conduct, and it absorbs
power. In addition, shading of individual modules in the string can lead to a situation
where the MPP tracking system settles on a local optimum power point that is less than
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the global MPP [36].
To further improve power extraction, there has been movement towards architectures
that provide MPP tracking at the individual module level [58,63]. For example, the module
integrated inverter, shown in Fig. 8.5c, uses one grid-interfaced inverter per module, which
enables each module to operate at its own MPP [63]. The disadvantage of this approach is
the increased number of inverters, each of which operates at low power (e.g., 100-200 W)
and large voltage transformation, leading to higher total system cost and lower conversion
efficiency.
The evolution from tracking parallel strings to individual strings and finally to tracking
individual modules stems from the desire to improve power yield by operating the PV cells
as close to their MPP as possible. However, even when per-module tracking is used, not
all of the available power is captured, since not every cell is operated at its MPP. A simple
example is illustrated in Fig. 8.6, which shows a typical module with 72 cells and 3 bypass
diodes, where a single cell is shaded (this could happen for instance by dirt accumulation,
fallen leaves, or shading by a power line). The shaded cell causes the bypass diode to
conduct, and all 24 cells are bypassed, contributing no power to the output. The total
output power that can be extracted is thereby reduced by 33%. Power conversion systems
providing cell-level power-point tracking have been proposed precisely to address this issue
(e.g., [64,65]). However, the methods proposed to date are inherent costly and complex; they
would be practical only in highly specialized applications. This thesis seeks to investigate
alternative implementations where distributed power electronics integrated into the solar
panel can improve overall energy capture.
8.4 Distributed Power Electronics Solutions
In order to increase the PV system output power in the face of partial shading and other
mismatch-inducing phenomena, distributed power electronics such as those shown in Fig. 8.7
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24 CellsBypass
Diode
Shaded
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Conducting
Figure 8.6: Schematic drawing illustrating the effects of shading of one cell. The left-most bypass
diode is conducting, and none of the power from the bypassed cells is contributed to the total output
power, which is thereby reduced by 33%.
can be employed. Fig. 8.7a shows an implementation where three MPPTs are connected
to a single 72-cell panel. In this case, the inputs of each MPPT is connected to a sub-
module of the PV panel1, lending this technique to easy implementation in existing panels,
where the connections to the sub-modules are accessible from the junction box. The output
of the MPPTs are connected in series, which provides a large output voltage, while still
enabling each sub-module to operate at its own unique MPP. However, the limitation of
this implementation is that only mismatch between each set of 24 cells (a sub-module) can
be compensated for. Therefore, any current mismatch between different cells in a given
sub-module can not be mitigated using this approach. Despite this limitation, the dis-
tributed MPPT implementation of Fig. 8.7 can achieve increased energy capture compared
to conventional techniques, as our experimental measurements show.
Shown in Fig 8.7b is an implementation where each solar cell is connected to an individual
MPPT. In this case, the maximum available energy of the entire system can be captured, as
each cell operates completely independently of the others. While the approach of Fig 8.7b
has a much larger number of power converters, it should be noted that due to the low
operating voltage of each cell (<0.6V), the power electronics can be implemented in a
1In this thesis, we will refer to all cells in a PV panel that are connected to the same bypass diode as a
sub-module.
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Figure 8.7: Distributed MPPT solutions to increase energy capture in a PV panel.
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low-voltage CMOS process, enabling high frequency operation with correspondingly small
passive component size and low cost.
In this thesis, we will develop general control techniques and power converter design for
implementing the distributed MPPT architecture of Figure 8.7, suitable for per-sub-module
or per-cell tracking. Our experimental prototype will feature a sub-module tracking imple-
mentation, where care has been taken to make the approach useful for cell-level tracking as
well.
8.4.1 System Advantages
The proposed architecture of Figure 8.7 is compatible with the use of efficient, centralized
grid-tie inverter systems, and may also help increae the overall energy capture of module-
level inverters (also known as micro-inverters), which today do not capture all the available
energy in the case of partial shading of single panels. Moreover, the proposed system offers
many benefits in terms of increased power yield, reduced cost, and improved reliability and
flexibility. Here we discuss some of these potential benefits.
Increased Power Yield
Because the system can extract the maximum possible power from each cell or sub-module,
the total power yield is greater than that of conventional systems, whose output power is
limited by the weakest cell/sub-module. In installations where partial shading is common
(e.g. building-integrated PV systems and residential installations) the resulting increase
in power yields will be the most dramatic. However, power yield will also increase for
PV installations where shading is not a big concern, since the total output power in the
distributed MPPT system is not limited by cell or sub-module mismatch, differential ageing,
and temperature variation, all of which reduce the power yield of systems used today.
Another important aspect that increases the power yield is the ability to use a central,
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high-voltage, high-power inverter which can be made more efficient than many smaller
micro-inverters. The reduced power processing losses will thus contribute to an additional
increase in power yield.
Reduced Cost
The proposed system has potential to decrease the cost of both manufacturing and instal-
lation of PV systems:
Manufacturing Cost
In order to obtain maximum power output per module, today’s PV manufacturers take great
care to place matching cells (with identical electrical characteristics) in each module. Each
cell is measured and sorted into matching performance bins [66], and various algorithms are
used to determine which cells are combined into a module [67]. With cell or sub-module
level distributed power electronics, less strict binning is required, and a looser manufacturing
tolerance can be used.
In addition, the system could have a substantial impact on the manufacturing cost of thin-
film photovoltaic modules (e.g. amorphous silicon, cadmium telluride and copper indium
gallium diselenide). These PV technologies are being pursued because of their material costs
are potentially much lower than those of crystalline silicon. Thin-film modules are typically
manufactured by depositing a thin layer of material onto a large area substrate. The panel
is then scribed by a laser, which electrically separates the different parts of the panel into
smaller cells. To produce a useful output voltage the cells are connected in series. Thus, for
thin-film modules, there is no way to sort the cells by performance and accomplish current
matching similar to that of crystalline modules. Therefore, in thin-film manufacturing,
much care has to be taken to produce a very uniform deposition of material, which leads
to increased cost and complexity [68]. The system proposed here would enable each sub-
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module of cells to contribute its maximum achievable power, regardless of its performance
relative to neighboring sub-modules. It is therefore expected that a thin-film panel using the
distributed MPPT implementation could be manufactured with less stringent uniformity
requirements, which would lead to reduced manufacturing cost.
Installation Cost
Because of the severe reduction in output power due to partial shading of PV modules,
much care is typically taken at the time of installation to orient the modules in a sys-
tem to minimize the negative effects of shading. In addition to long-term solar irradiation
measurements, software can sometimes be used to achieve the optimum placement of PV
modules [37]. Since partial shading does not have the same detrimental effect on output
power in our proposed system, less time and effort need to be spent on achieving the opti-
mum configuration of modules. As building-integrated PV systems become more prevalent,
it is expected that the increased flexibility offered by the cell and sub-module based MPPT
will greatly simplify the planning and installation process. Today, it is possible to choose
the most favorable sites for PV installations. In the future, the ability to utilize other sites,
such as those that have partial shading, will become more important.
8.4.2 Improved Reliability/Lifetime
The poor lifetime of electrolytic capacitors used in the power processing equipment (MPPT
and inverter) is one of the limiting reliability factors of PV systems. This is of particular con-
cern for installations that employ per-module tracking (Fig. 8.5c), as these micro-inverters
are typically attached to the individual modules, where they are exposed to the harsh out-
door environment (in particular solar heating) which can drastically reduce their lifetime.
To maintain adequate reliability and lifetime, expensive enclosures rated for outdoor use
must therefore be used for each converter. In contrast, the distributed MPPT enables the
use of a central inverter stage which can be located in an easily accessible indoor environ-
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ment. The distributed dc-dc converters that are integrated into the panel do not require
large electrolytic capacitors, since they do not need to buffer the 120 Hz power ripple which
an inverter must handle in single-phase applications.
Finally, the usable lifetime of a PV installation can be increased with the proposed
system. Over time, the solar cell electrical characteristics change due to, among other things,
degradation of encapsulation material from ultraviolet light [61]. It has been shown [69]
that cells age at different rates, leading to an increased cell mismatch over the lifetime of
the PV system. In a conventional PV installation the cell that degrades the fastest limits
the total system output power, leading to a system rate of degradation that is faster than
that of the average cell. With our proposed system the lifetime of the PV system can be
drastically increased, since degradation of individual cells has less of an impact on overall
power output.
8.5 Suitable Circuit Topologies
The architecture shown in Fig. 8.7 can be implemented with several different circuit topolo-
gies. Previous work at the panel-level has employed boost converters [70], non-inverting
buck-boost converters [71] and multi-stage choppers [72]. Each topology offers some advan-
tages, and some topologies are more suitable than others. Here we outline a few important
criteria that help guide the decision regarding what topology to use.
We have identified the following characteristics as desirable for any power converter em-
ployed in the distributed MPPT architecture of Figure 8.7.
A first requirement for the converter topology is that it should be able to modulate the
cell current between zero and a value sufficient for MPP operation. It is also desirable that
the topology be well adapted for current-source loading (for string connection) and that
complete dc bypass be achievable without requiring continuous modulation (e.g., for the
case of a broken or fully-shaded cell).
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A second requirement relates to filtering. Solar cells mounted in an array typically exhibit
capacitance to ground (e.g., owing to PV cell structure and mounting) [73]. It is therefore
desirable to configure the converter to suppress common-mode switching currents to ground.
Topologies with output inductors are useful in this regard, as the interconnect inductance
can help accomplish this. Moreover, coupling between the top and bottom inductances of
each converter in Fig. 8.7 could be used to further suppress common-mode currents through
parasitic capacitances.
A third requirement is that the topology selected should be suitable for maintaining
acceptable stresses on the low-voltage switches across the whole required operating range.
In topologies imposing higher switch voltage stress, “stacking” two switches (e.g., with a
“cascode” switch connection [74]) can be used to double the achievable blocking voltage.
Low voltage stress (and subsequent rating) of the device is paramount to achieve efficient
operation and small size and cost.
A fourth requirement is the ability to implement the converter design with few semicon-
ductor devices, and few passive components, if possible. In a discrete implementation the
number of components directly affect cost and size. In a fully integrated converter it is not
the number of semiconductor devices, but the die area that must be kept low, so topologies
that can achieve the same functionality while using less die-area (e.g. implemented with
fewer low-voltage CMOS switching transistors) are preferred.
Shown in Figure 8.8 are schematic drawings of the converter topologies considered in this
analysis: buck, boost, non-inverting buck-boost, zeta, and SEPIC. All converters are shown
with power MOSFETs as their switching devices, since synchronous operation is desirable
for high efficiency at the relatively low voltages involved.
– 174 –
8.5 Suitable Circuit Topologies
8.5.1 Boost Converter
The boost converter, shown in Figure 8.8a, has the advantage that it can provide an in-
crease in output voltage, thus enabling a system with high output voltage with only a few
converters. However, this comes at a big disadvantage: the boost converter can only step
down current, so a poorly performing sub-module (low output current) can again bring
down the entire string. As pointed out in [70], if one sub-module is sufficiently shaded such
that its output current is lower than the string current, it may be necessary to completely
bypass the weak sub-module when using boost converters.
As an example, consider a system with a nominal sub-module Vmpp of 12 V, and an
Impp of 5 A. If one wishes to achieve a nominal voltage step-up of 2, the nominal duty
cycle is 0.5. The nominal output (string) current is then 2.5 A. If any of the sub-modules
experience shading (or other, static mismatch) that causes their Impp to drop below 2.5 A
(consistent with slightly less than 50% shading, as shown by our experimental measurements
of Section 8.10), the output current of the entire string must be reduced. If one attempts
to reduce the nominal output current further (by increasing the nominal D) to mitigate
this effect, one ends up running at a very large conversion ratio. The correspondingly
large output voltage of the converter requires high-voltage power transistors with attendant
parasitic losses and low achievable switching frequency. For this reason, existing boost-
converter based module-level MPPTs in the literature [70, 75] have so far been limited by
poor efficiency and large size.
8.5.2 Non-inverting Buck-boost Converter
The non-inverting buck-boost (also known as a cascaded buck-boost), shown in Figure 8.8b
has been proposed as a suitable power converter topology for per-module distributed MPPT
[71], thanks to its ability to provide both an increase and decrease in voltage and current.
The diode of Figure 8.8b is added to provide a means for passive bypassing of the converter
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(a) Boost converter, used in [70,75].
M1
M2 M3 M4
(b) Non-inverting buck boost converter, used in [71].
(c) Buck converter. (d) Zeta converter.
(e) SEPIC converter.
Figure 8.8: Schematic drawings of possible distributed MPPT power converter topologies.
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in the case of failure.
The non-inverting buck-boost converter, with voltage conversion ratio given by:
Vout
Vin
=
D
1−D
, (8.1)
does not suffer from the same limits as the boost converter, as it can handle under-
performing sub-modules without limiting the current in the entire string. As described
in [71], in this application the non-inverting buck-boost converter is typically operated in
only buck-mode (M3 permanently off, M4 permanently on, and M1 and M2 switching as a
buck converter), in boost-mode (M2 permanently off, M1 permanently on, and M3 and M4
switching as a boost converter), or in bypass-mode (M2 and M3 permanently off, M1 and
M4 permanently on). The non-inverting buck-boost converter thus offers a high degree of
flexibility in terms of the achievable output voltages, but comes with significant down-sides,
as discussed below.
One of the main disadvantages of the non-inverting buck-boost converter is the achievable
efficiency. Since all transistors must be sized for switching operation (buck or boost type),
their on-state resistance must be carefully balanced with their parasitic capacitance. The
designer can thus not choose devices with very low on-state resistance (and correspondingly
high capacitance), as switching losses will bring down the overall conversion efficiency when
operating in buck or boost mode. At all times, however, there is at least one device (two
in bypass mode) that is always on, contributing to the overall conduction loss. Thus, the
overall efficiency of this topology is limited (as reported in [76], with a bypass efficiency of
98% and a buck and boost operating efficiency of approximately 95%2.).
The other disadvantage of the non-inverting buck-boost converter is that it requires twice
as many power devices as the buck and the boost topologies, which will contribute to an
overall higher cost. With recent initiatives [77] seeking to reduce installed cost of solar
2The efficiency results given in [71] do not include gate drive and control losses. This impact (around 1%
reduction in conversion efficiency) has been accounted for here based on information presented in [76].
– 177 –
Solar Photovoltaic Applications
PV to less than $1/Watt, it is critically important to keep the cost of the power electronic
components to a minimum.
8.5.3 Buck Converter
The buck converter topology (shown in Figure 8.8c) is a well-known converter that provides
the benefit of low component count and simple control. By stepping up the input current
(and stepping down the input voltage), the buck converter topology can ensure that even
the weakest sub-modules can contribute whatever power they produce to the string without
negatively affecting the performance of the other converters in the same string. Using this
topology, all distributed MPPTs will produce the same output current, but the weaker
sub-modules will have a lower output voltage.
A distributed MPPT architecture employing buck converters can thus not provide an
increase in voltage, but will typically produce an output voltage that is slightly lower than
a PV panel without distributed MPPTs. The exception would be for severe shading sit-
uations, where the conventional panel would have one or more bypass diodes conducting
(making those sub-panels contribute no power, and add no voltage to the string voltage).
In this scenario, the distributed MPPTs would ensure that even the weak sub-modules pro-
duce some power (and voltage), meaning that the overall string voltage would be higher
than for a conventional panel.
Another benefit of the buck converter topology is that the highest voltage observed is the
open circuit voltage (Voc) of the sub-module. The converter can thus employ switches that
are rated for this relatively low voltage, enabling high frequency operation while maintaining
high efficiency. Both the boost and non-inverting buck-boost require that the switches must
be rated for the (higher) output voltage, and thus require slower, high voltage devices, which
lead to increased converter size and cost.
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8.5.4 Alternative Converter Topologies
More advanced power converter topologies (such as the Zeta and SEPIC converters, shown
in Figures 8.8d and 8.8e) can be employed, and offer some advantages, such as a voltage
conversion ratio of:
Vout
Vin
=
D
1−D
, (8.2)
which can provide an output voltage that is higher or lower than the input voltage. In many
aspects, these two converters offer many of the same benefits as the non-inverting buck-
boost converter, with a different trade-off. The Zeta and SEPIC converters require only
two power switches (compared to four for the non-inverting buck-boost), but these switches
see a higher voltage stress (Vin+Vout), necessitating the use of high-voltage transistor with
attendant parasitic losses. Furthermore, both the Zeta and the SEPIC converter make use
of two inductors (which may be coupled), which is undesirable, since they are often-time
the limiting component in terms of size and possibility of integration in a power converter.
Another, more subtle disadvantage of both the Zeta and the SEPIC is their inability
to perform a native dc-bypass of the converter. The buck, boost, and non-inverted buck-
boost all employ only switches and inductors in the main current-path, and can thus be
operated in bypass-mode by turning on certain switches, and incur only conduction loss.
This could be done, for instance, for the strongest sub-module (or set of sub-modules) to
reduce switching losses when the controller detects that bypass-mode produces an overall
increase in output power. Since neither the Zeta nor the SEPIC has a dc-path between
input and output (owing to the charge transfer capacitor), an additional high-side switch
would have to be used if bypass-mode is desired.
For our purposes, the Zeta converter is a more attractive candidate than the SEPIC,
owing to the use of an output inductor, which is beneficial for common-mode filtering of
the switching currents, and the ability to employ interconnect inductance for this purpose
(particularly at very high switching frequencies, where small inductors can be employed).
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8.5.5 System-level Considerations
Because individual solar cells operate at very low voltage (typically < 0.7 V), one must stack
a large number of cells in series in order to realize the high voltages desired for efficient
interface to the grid and for buffering of energy. While the synchronous buck topology is
extremely simple and very effective in this application, it does not contribute any voltage
gain (which would reduce the number of “controlled cells” or sub-modules that must be
series connected).
In the case where the system-level implementation puts a premium on achieving high volt-
age gain with a small number of cells or sub-modules, the non-inverting buck-boost topology
and the Zeta converter both offer voltage gain and the ability to handle under-performing
sub-modules gracefully (which the boost converter cannot, owing to its inability to step-up
the input current). If one strives to minimize semiconductor count in this scenario, the Zeta
converter is a good choice, whereas the non-inverting boost has the advantage of using a
single inductor, which may be important in some implementation. Both converter unfor-
tunately will have difficulty achieving high efficiency at high switching frequency, owing to
the switch sizing requirements previously discussed.
In our scenario, the buck converter is the most attractive choice, as it enables both
high switching frequency (important for small size, low cost) and high efficiency. In most
residential and utility-based installations there are a sufficient number of PV panels to
provide for the inherent stacking of voltages without requiring the additional step-up from
the power converter. By not tasking the power stage with providing additional voltage
step-up, it can be optimized for size, cost, and efficiency. The synchronous buck converter
then becomes a good choice, and as our experimental results indicate, offer size, cost, and
efficiency that greatly surpass that of previous work which employed other topologies.
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8.6 Discrete Hardware Implementation of Sub-Module Dis-
tributed MPPT
Chapter 7 of this thesis illustrated that low-voltage CMOS MPPT implementations with
small size and high efficiency are indeed possible. While the input voltage in that case (0.8-
1.3 V) was slightly higher than the working voltage of a single solar cell (0.5-0.6 V), many
of the techniques presented in Chapter 7 are directly applicable to the problem of single-cell
distributed MPPT. Even though power point tracking of individual cells in a PV panel has
the potential to extract the most energy out of the system, the associated increase in cost
and manufacturing complexity present significant challenges that remain unsolved to this
date. It is clear, however, that the trend in solar PV is towards more and more localized
control, and single-cell control represents the last step in that direction.
In order to explore different control strategies for the architectures of Fig. 8.7, a sub-
module MPPT implementation with appropriate communication hardware has been im-
plemented. A sub-module implementation shares many characteristics with a single-cell
tracking system, so many of the techniques and control solutions apply equally well to both
single-cell and sub-module tracking. In fact, the current and voltage relationships between
the two approaches are similar, where the voltage in the sub-module case (for a 3-module
72-cell PV panel) is 24 times higher than the per-cell approach, and the current is the same
in both approaches.
Figure 8.9 shows a schematic drawing of the sub-module MPPT implementation designed
as part of this thesis. The system comprises a synchronous buck converter power stage
controlled by a microcontroller to achieve local MPP operation. The microcontroller can
sense voltage, and also employs lossless current sensing [78] for algorithms that also require
current information. Each converter employs an isolated I2C communication interface,
which enables bidirectional information transfer to a master node, which can be a dedicated
microcontroller or a computer. Table 8.1 provides a listing of the components used in the
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CIN COUT
L
RHT
RHB
RLT
RLBCH CL
RPT
RPB CP
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Figure 8.9: Schematic drawing of the sub-module MPPT, developed using discrete components.
Component values are provided in Table 8.1
design. For a complete bill-of-material and cost analysis, please see Appendix H.
The focus of the design was to achieve a small enough converter footprint to fit into
the junction box on the back of off-the-shelf PV panels. By utilizing the existing weather-
resistant junction box as an enclosure, significant cost savings can be realized. The In-
tegrated Power Stage is a combined gate-drive and power MOSFET chip (FDMF6704A),
which also incorporates a 5 V linear regulator, enabling the converter to be completely
powered from the sub-module. The FDMF6704A is intended for microprocessor VRM ap-
Table 8.1: Component Listing
Device Model Value Manufacturer
Integrated Power Stage FDMF6704A Fairchild
L SER1360-103KL 10 µH Coilcraft
RHT , RLT , RPT 0402 100kΩ Panasonic
RHB, RLB, RPB 0402 10kΩ Panasonic
CH , CL, CP 0402 1 µF Murata
CIN 1206, X5R, 25V 3 x 10 µF Murata
COUT 1206, X5R, 25V 2 x 10 µF Murata
Microcontroller ATtiny861 Atmel
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(a) Photograph of the sub-module
MPPT converter with pencil shown for
scale. The power inductor is on the
bottom side of the PCB.
(b) Photograph showing discrete implementation of
the power converter together with a solar panel junc-
tion box.
Figure 8.10: Photographs of sub-module MPPT hardware.
plications, and thus is optimized for a large conversion ratio (typically 12 V to 1-2 V). In
our application, however, we would prefer the power switches to be optimized for a small
conversion ratio, since that will give high efficiency when there is no shading (i.e. the buck
converter operates near a duty cycle of 1). Nevertheless, for this experimental prototype,
the significantly smaller footprint and performance of the FDMF6704A made it compare fa-
vorably to solutions which required separate gate driver chips, power transistors, and linear
regulators, making it our preferred choice.
Shown in Fig. 8.10a is a photograph of the complete converter prototype, together with a
pencil for scale. The PCB is a regular, low-cost 2-layer FR4 board available as a standard
order from many commercial vendors. Shown in Fig. 8.10b is one of the MPPTs placed in
a typical solar panel junction box. In a full installation, three converters are attached, one
in parallell to each bypass diode. It is evident that the converter fits in the junction box,
with plenty of space to spare, and room for connectors and sufficient air-flow.
Shown in Fig. 8.11 is an annotated photograph of the experimental test board with four
converters and associated isolated I2C communication interfaces. In a typical PV panel
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I2C isolator
MPPT
Bypass
MOSFET
Isolated dc−dc
Figure 8.11: Annotated photograph of the experimental prototype converters with isolated commu-
nication. The bypass MOSFET (powered by the isolated dc-dc converter) enables the MPPT to be
bypassed entirely (for evaluation purposes).
with three bypass diodes, only three of the converters would be used. In our prototype,
each converter can be individually addressed and controlled, and information regarding op-
erating voltage and current can be transferred to a master node for detailed analysis of
tracking performance. It should be noted that each converter can operate as a stand-alone
unit, without any I2C interface or computer interaction. The communication interface was
implemented to enable extensive diagnostic and data collection, which helps in the develop-
ment and evaluation of local and global tracking algorithms. Detailed PCB layout images
and bill-of-materials for the MPPTs and test setup boards are provided in Appendix H.
The communication between the computer and the distributed MPPT was implemented
using the Aardvark I2C Host Adapter from Total Phase. The host adapter provides bidi-
rectional translation of the commands from the USB port to the I2C bus. Custom control
software was written in Python to communicate with each MPPT, execute the tracking al-
gorithms, and store data with information about operating voltage, current, and duty cycle
of each converter for tracking analysis. Example Python scripts are provided in Appendix J.
The test setup of Fig. 8.11 also provides for complete bypassing of any MPPT through
a low on-state resistance MOSFET. The MOSFET can be turned on by an isolated 5V-5V
dc-dc converter that is powered directly through the USB port, as seen in Fig. 8.12. A 3.3
V general purpose port on the I2C host adapter is used in conjunction with a P-channel
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Figure 8.12: Schematic drawing of the MPPT bypass circuit which is powered through the USB
port, and controlled by a general purpose pin on the I2C host adapter.
MOSFET to provide power to the dc-dc converter. Powering the bypass switch directly
from the USB port of the control computer minimizes the required hardware and cabling.
In addition, the ability to control the bypass switch directly through the I2C host adapter
ensures that all bypass-commands can be synchronized and issued from within the main
Python program, thus providing very accurate timing of the data capture.
8.7 Control Implementation
One challenge that must be addressed is the control of the distributed MPPT system to
achieve the desired maximum power extraction. A centralized inverter system typically
implements MPPT control at the “string level”. Here, we can implement it in a distributed
fashion at the cell or sub-module level, providing a variety of system-level control opportu-
nities. From a control perspective, the sub-module and cell-level distributed MPPT archi-
tectures are very similar, since neither employs bypass diodes (the sub-module has a bypass
diode across the entire sub-module, but there are no bypass diodes within a single sub-
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mdoule itself). There are thus no local maximas caused by conducting bypass diodes, and
the sub-module control case is essentially the same as the cell-level case, but with a higher
operating voltage, owing to the stacking of the cells within the sub-module. In this work,
we will describe a sub-module control algorithm and implementation, but the approach can
be implemented at the cell-level as well, with suitable scaling of voltages.
In order to extract maximum energy from a PV installation with sub-module power
tracking, each MPPT must continuously operate its sub-module at the correct current and
voltage, while also allowing all other MPPTs do the same for their individual sub-modules.
We must thus design a control algorithm that ensures that each sub-module operates at
its local MPP, while also ensuring that the overall system operates at the global MPP (i.e.,
the overall string voltage and current are such that all sub-modules are operating at their
respective MPPs).
8.7.1 Local MPPT algorithm
Since the outputs of the individual power trackers are connected in series (as seen in Fig-
ure 8.7a), all of them share the same output current (Istring). If the number of series-
connected converters is large (which is typically the case in a system installation, where a
large output voltage is desired), the string current (from the perspective of a single MPPT)
can be considered constant. With a constant output current, each converter can then max-
imize its own output power by maximizing its output voltage. It thus follows that a local
MPPT algorithm can be implemented by driving the local output voltage to its maximum
value. As will be shown in the experimental section, this control algorithm works well with
as few as three converters in series. Shown in Figure 8.13 is a flow chart diagram of the
local MPPT algorithm.
In order to quickly locate the approximate location of the MPP, the converter starts
by performing a coarse sweep of its duty cycle, and measuring the corresponding values of
output voltage. The duty cycle corresponding to the maximum voltage observed is recorded,
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Perturb Duty Cycle
D = D +∆D
Sample Vout
V [n] = Vout
V [n] > V [n− 1]
∆D = −∆D
D = Dmin
Vmax = 0
Dpeak = D
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Figure 8.13: Flow chart diagram illustrating the local MPPT algorithm. The approximate MPP
is first found via a coarse startup script, followed by a perturb and observe algrithm that strives to
maximize converter output voltage.
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and at the end of the startup sweep the converter is set to operate at this duty cycle. At
this point, the steady-state tracking algorithm begins, which uses a perturb and observe
algorithm which aims to maximize the converter output voltage by making small changes
(∆D) to the duty cycle (D). In this manner, the sub-module MPPT will continuously track
the MPP, and oscillate around it to within the finite precision of its voltage sensing and
duty cycle control. Table 8.3 provides information about our sensing and PWM resolution
and step-size in the experimental prototype of this work.
8.7.2 Global MPPT algorithm
By adjusting the duty ratio, the local MPPT can autonomously achieve MPP operation
so long as the cell or sub-module current at its MPP is equal to or less than that of the
string3. Thus, to achieve overall MPP operation, each cell/sub-module controller adjusts
its duty ratio for MPP operation (e.g.,in a “fast” loop) based on the string current, while
the system level controller (typically implemented by the grid-interface inverter) adjusts the
string current (in a “slow” loop) such that there is just sufficient string current available for
the cell/sub-module with the highest MPP current. In this manner, the control problem
can be separated into a local MPPT control for each cell, along with a single global loop
that only requires limited information.
1-bit Feedback Global Algorithm
One method to ensure that the overall system is operating at the global MPP is to signal to
the global (“slow”) loop controller when one of the local MPPTs operate at its maximum
permitted duty cycle. At this point, the system loop controller may not decrease the current
(Istring) any further, as the strongest MPPT would then not be operating at its MPP. This
1-bit feedback signal can be implemented either using a very simple single-interconnect or
3This constraint is due to the chosen power converter topology (buck converter), where the power stage
can only increase the output current.
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zero-interconnect communications link, or by encoding the information to communicate it
directly via the series string interconnect. (We note that such methods are well known
in other types of distributed power conversion systems [79–81] and can be implemented
without significant expense in this application.) One disadvantage of this method is that
it would require the global controller (the inverter in a typical installation) to implement
this functionality, such that separate dedicated hardware and firmware is required at the
inverter level.
Communication-less Global Algorithm
It is also conceivable that with the appropriate cell or module-level control, global maxi-
mum power point operation can be ensured without any communication between individual
converters, or between converters and the string-level inverter. All PV inverters used with
conventional solar panels today already implement a maximum power point tracking func-
tionality. It would be highly desirable to leverage this existing infrastructure to achieve
both global and local optimization with existing inverter hardware.
If the global MPPT controller draws too little current, the strongest MPP will operate
at its maximum duty cycle, and its sub-module will deliver Istring, which will be less than
its Impp. Since this sub-module is no longer operating at its individual MPP, the overall
output power of the string will decrease. When the global controller detects this decrease
in power, it will act to reverse this change, thus increasing the string current. The global
MPPT algorithm itself can thus ensure that the string current is not operating at a current
that is lower than the highest Impp of the sub-modules.
The buck-topology can theoretically produce any output current that is higher than its
input current (although there are certainly practical limits such as device parasitics, duty
cycle resolution, and loss mechanisms that limit the maximum output current). In a real
converter, the conduction losses in the MOSFETs, inductor, and wiring will increase as the
output current is increased, leading to lower conversion efficiency at very high currents. A
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lower conversion efficiency in the sub-module MPPTs will lead to lower string power, which
can be detected by the global MPPTs algorithm if the output current is increased too
much. It should be noted that this effect (decrease in output power by reduced conversion
efficiency) is much less pronounced than the relatively sharp drop-off in power observed in
a regular PV panel when it operates away from the MPP. The distributed MPPT thus have
the effect of significantly “flattening” the power versus voltage (or current) characteristics of
the system. The advantage of this is that the central inverter can operate at many different
voltage and current levels (while drawing near maximum power from the system). There
is, however, a risk that the central inverter may not be able to detect the small changes in
power associated with the change in sub-module MPPT efficiency, and may continuously
wander across a wide current and voltage range as it searches for the global MPPT.
In the experimental measurements of Section 8.10, we will see the results of a control
mechanism that makes use of the 1-bit feedback global MPPT algorithm. The flattening
effect of the distributed MPPTs will also be observed, and we can quantify the resolution
required to implement the communication-less global MPPT algorithm in practice.
8.8 Power Stage Characterization
In order for the distributed MPPT architecture of Fig. 8.7 to be effective, it is important
that the additional power captured by more localized control is not wasted by low conversion
efficiency of the power electronics. Much care was thus taken in this work to achieve high
efficiency operation, both through the choice of topology and passive components, as well
as the implementation of sensing and control. In this section we characterize the discrete
sub-module MPPT in terms of efficiency and output power.
Figure 8.14 is a schematic drawing showing the efficiency measurement setup. Four digital
multimeters (HP34401A) were used to sense input and output voltage and current, while
an electronic load (HP6060B) was used to vary the load characteristics. The input voltage
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Figure 8.14: Schematic drawing of efficiency measurement setup. All meters are triggered at the
same time over GPIB, and their values read from a computer.
Table 8.2: Converter Specifications
Input Voltage Range 5-27 V
Output Voltage Range 0.8-20
Max Output Power 80 W
Switching Frequency 250 kHz
Converter Peak Efficiency 98.2%
was provided by a a 60V, 9A power supply (HP6054A), with remote sensing of the input
voltage at the input terminals of the converter under test, to account for any voltage drops
due to wiring. The electronic load and the four multimeters were connected together over a
common GPIB bus, and were controlled through a Python script on the lab bench computer.
For efficiency measurements, all four meters were triggered at the same time over the GPIB
bus, and data was read out sequentially and stored on the computer. In order to handle the
relatively large output current rating of our converter (up to 8 A), the two current-sensing
multimeters (fused at 3 A) employed a high precision shunt resistor (HP34330A, rated at
15 A continuous). Shown in Table 8.2 is an overview of the specifications of the converter,
along with a performance summary.
A detailed efficiency and power characterization of the MPPT converter has been carried
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Figure 8.15: Measured efficiency versus output voltage, parameterized by output current. A lower
output voltage corresponds to a shaded sub-module, while a lower output current signifies a string
with less insolation.
out to measure performance across a wide load and output voltage range. Figure 8.15
shows a plot of efficiency versus output voltage, parameterized by output current, for a
fixed input voltage of 12 V (with a current limit of 5 A, which is a typical maximum
current for a sub-module). The converter would operate at lower output voltages if it
suffers from more shading relative to the other converters in the string. A low output
current would signify that the insolation of the entire string of MPPTs is relatively low.
Given these characteristics of the system, it is important to achieve high efficiency at high
power levels (for maximum total energy capture), as well as at operating points where the
converter is expected to spend significant time in real-world scenarios. In Figure 8.15, this
would correspond to high output voltage (no or little shading) and high current (>5 A,
corresponding to high insolation). We see from the plot that we achieve an efficiency above
97% under these conditions. It should be noted that all efficiency measurements include
all sensing, gate drive and control losses, as the converter itself is powered from the input
voltage.
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Figure 8.16: Measured efficiency versus output voltage, parameterized by output current for an
input voltage of 8 V.
Figures 8.16 and 8.17 show the corresponding efficiency versus output voltage for input
voltages of 8 V and 16 V, respectively. The input voltage is primarily a function of the
number of cells in a given panel, and the voltage range we investigate here (8-16 V) is
selected to match that of sub-modules for commercially available solar PV panels.
8.9 Experimental Laboratory Results
In order to properly test the distributed MPPT architecture, the laboratory test setup of
Figure 8.18 was constructed. It comprises 18 halogen work lights suspended over the solar
panel, with a total electric power output rating of 10 kW. Combined, the lights were able
to produce enough irradiation in the wavelengths of interests to approximate the effect of a
full sun. For our testing purposes, we need continuous irradiation for long periods of time
to evaluate the MPPT algorithms and the power architecture. Conventional test platforms
used to evaluate PV panels are typically of the flash type, which only provide a brief light
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Figure 8.17: Measured efficiency versus output voltage, parameterized by output current for an
input voltage of 16 V.
of high intensity (and of a spectrum carefully designed to match that of the sun) to evaluate
the instantaneous efficiency and power output of the panel. The test platform of Figure 8.18
is designed only to provide enough total irradiation to test the power electronics, without
trying to mimic the spectrum of the sun. In fact, our test setup emits significantly more
irradiation in the infra-red regime than the sun, requiring additional fan cooling to keep the
PV panel temperature down. In addition, since the test setup of Figure 8.18 was connected
to 3-phase AC power with individual lamps allocated to a particular single phase, a 120 Hz
AC power ripple could be observed when performing high accuracy measurements of the
MPPT output power, so this system is not suitable for measuring very high MPPT tracking
efficiency.
Shown in Figure 8.19 is a schematic drawing of a PV solar panel, which indicates the
locations of each of the three sub-modules. Also indicated is the shading method used to
simulate a cell that performs worse than the others due to issues such as: aging, soiling,
shading, manufacturing defect, or external damage.
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Figure 8.18: Photograph of the bench setup for testing of shading effects on solar panel output
power. The setup enables repeatable adjustment of light intensity and shading pattern, as well as
easy access to measurement instruments.
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Figure 8.19: Drawing of the solar panel illustrating the physical location of the three sections
that are accessible through the junction box (corresponding to the electrical wiring schematic shown
in Fig. 8.7a). The bottom right cell in Sub-Module 3 is partially shaded in this experiment. The
solar panel used in this experiment was the STP175S-24/Ab01 72-cell monocrystalline Si panel from
Suntech
Shown in Figure 8.20 is a power versus string current plot for an experiment when one
cell in sub-module 3 (as shown in Figure 8.19) is shaded. Table 8.3 provides the MPPT
tracking parameters used for this and all subsequent MPPT tests. The minimum achievable
duty cycle step-size with the hardware we implemented was 0.1%, but the 0.6% step-size
provided a good trade-off between conversion speed and steady-state accuracy. The effect
of the partial shading of a cell in sub-module 3 of the panel can be clearly seen in the
reduced output power of sub-module 3. Note also that due to the non-uniform irradiation
of our test setup, sub-module 1 produces less power than sub-module 2, even though both
of them remain un-shaded in this experiment. The solid turquoise line shows the resulting
output power when all three sub-modules are connected in series, as would be done in a
conventional solar panel. The effect of the bypass diodes conducting can be clearly seen by
the three local maxima in the P-I plot. The maximum output power of the panel configured
conventionally is approximately 70 W as seen in the plot.
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Table 8.3: MPPT Tracking Parameters
MPPT Duty Cycle Step-Size 0.6%
MPPT Startup Sweep Step-Size 5%
Minimum Duty Cycle 10%
Maximum Duty Cycle 99 %
ADC Resolution 10 bit
ADC Samples Per Measurement (Overampling) 100
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Improvement with Distributed MPPT: 21 %
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Figure 8.20: Plot showing power versus current characteristics of the different panel sections (as
shown in Fig. 8.19) under partial shading conditions. In this case, a single cell of sub-module 3 was
shaded by 50%. The solid turqoise line shows the maximum output power of a conventional panel,
where the effects can be clearly seen in the multiple local maxima (caused by conducting bypass
diodes). Also shown is the experimentally-measured output power when the distributed MPPTs of
Fig. 8.11 are used, which show increase in output power of approximately 15 watts (21%) for this
particular shading scenario.
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Also shown in Figure 8.20 is the experimentally measured output power when the con-
verters of Fig. 8.11 are connected to the panel in a distributed MPPT architecture (as
previously described in Figure 8.10b). In this case, the distributed MPPTs allow each of
the sub-modules to operate at their individual maximum power points, irrespective of the
operating currents of the other sub-modules of the panel. This enables a substantial in-
crease in output power, as seen in the plot. We also note that near maximum power can be
extracted across a wide range of string currents.
Shown in Figure 8.21 is data from each MPPT during the experiment that generated
Figure 8.20. The top plot shows how the load current is stepped in time, and correspond to
the discrete current measurements of Figure 8.20. The middle plot shows the corresponding
change in duty ratio, as the converters begin with startup sweeps, and adjust their operation
each time the load current changes. In this implementation, each MPPT performs two
startup sweeps, since the operating points of each MPPT is affected by the other converters.
By running two staggered startup sweeps each converter finds the approximate MPP before
the perturb and observe algorithm is started. It can be seen in the middle plot that MPPT
2 reaches its maximum duty cycle (1000) first, at a load current of slightly below 4 A. This
is consistent with the I-V sweeps of Figure 8.20, which indicates that IMPP of sub-module
2 (the strongest sub-module) is slightly above 4 A. When the string current is below this
value, the converter will hit its maximum duty cycle, and no longer operates at the MPP.
The bottom plot of Figure 8.21 shows the output power of each MPPT over time. At each
time when the load current changes, the MPPTs adjust their duty cycles to find the new
MPP, as can be seen from the increasing ramp waveforms after each current step change.
Note also that as the string current is reduced below 4 A, the maximum output powers of
MPPT 1 and 2 are reduced, as they cannot operate at their MPP past this point, since
their IMPP is higher than 4 A.
A listing of the microcontroller code used for this (and all following) experiments is pro-
vided in Appendix I. The Python code used for performing the MPPT algorithm and
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data-logging for the experiment described in this section can be found in Appendix J
(mppt_switching_1bit_feedback.py).
8.10 Field Measurement Experimental Results
In order to fully evaluate the distributed MPPT system in a real setting, we chose to per-
form outdoor field experiments. Figure 8.22 shows an annotated photograph of the field
setup. A south-facing PV panel (the STP175S-24/Ab01 72-cell monocrystalline Si panel
from Suntech) was mounted on the roof of building 26 at the campus of the Massachusetts
Institute of Technology, together with test equipment as shown. The camera was used to
produce time-lapse photos of the shading pattern of the panel. The photos were synchro-
nized with the output power measurement, which provides a visual check to discern shading
patterns related to panel I-V characteristics. The distributed MPPTs were connected across
each sub-module (in parallel with the existing junction diodes, as shown in Figure 8.7a), and
their output connected to the electronic load (HP6060B). The electronic load was controlled
through the GPIB interface by a small netbook computer that recorded all data.
8.10.1 Static Performance Evaluation
Shown in Figure 8.23 is a plot of measured panel output power versus load current for a com-
pletely un-shaded panel. The solid blue line represents the measurement when the panel was
connected directly to the electronic load, without distributed MPPTs (the converters were
bypassed). The green circles represent discrete data-points collected with the distributed
MPPT enabled. After the electronic load has stepped its regulating current, enough time
is allowed to pass (a few seconds) to ensure that the distributed MPPTs have reached their
steady-state points after their start-up sweep. As can be seen from Figure 8.23, when there
is no shading of the panel, our distributed MPPT architecture introduces a 2% power loss
(consistent with our measured converter efficiency of 98%). For a perfectly matched panel
– 199 –
Solar Photovoltaic Applications
15:51:00 CST 15:52:00 CST 15:53:00 CST 15:54:00 CST 15:55:00 CST 15:56:00 CST
Time [s]
1
2
3
4
5
6
7
8
Lo
ad
 C
ur
re
nt
 [A
]
MPPT 3
MPPT 2
MPPT 1
15:51:00 CST 15:52:00 CST 15:53:00 CST 15:54:00 CST 15:55:00 CST 15:56:00 CST
Time [s]
100
200
300
400
500
600
700
800
900
1000
Du
ty
 C
yc
le
MPPT 3
MPPT 2
MPPT 1
15:51:00 CST 15:52:00 CST 15:53:00 CST 15:54:00 CST 15:55:00 CST 15:56:00 CST
Time [s]
5
10
15
20
25
30
35
40
45
Ou
tp
ut
 P
ow
er
 [W
]
MPPT 3
MPPT 2
MPPT 1
Figure 8.21: Data from individual MPPTs for the experiment shown in Figure 8.20. (Note that
a single cell of sub-module 3 was shaded by 50% for this experiment.) The dual startup sweeps can
be clearly observed, as well as the individual MPPT controllers finding the MPP after each time the
string current is stepped.
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Camera
Solar Panel
MPPTs
Electronic Load
Shading Object
Figure 8.22: Annotated field experiment setup on the roof of Building 26 of the Massachusetts
Institue of Technology.
with no shading throughout the day, our proposed system would thus not be beneficial,
which comes as no surprise. It should be pointed out, however, that it is fairly trivial to
implement a bypass-mode in the MPPTs themselves, such that during times of no shading
the MPPTs are bypassed altogether, and thus not contributing any loss. This bypass-mode
can be implemented in firmware only (turning the top MOSFET on permanently, with some
additional conduction loss in the switch and inductor), or with one additional MOSFET
with low on-state resistance (this approach will give the lowest loss in no-shading situa-
tions). The Python code used to perform these measurements (and to collect the data) is
provided in Appendix J (mppt_automatic_shading_patterns.py).
Shown in Figure 8.24 is a plot of output power versus current when a single cell is shaded
by 25%. In this case, the electronic load was first connected to each individual sub-module,
to generate a plot of power versus output current. It can be clearly seen that sub-module
3 has a lower maximum output current (and hence power) due to the single shaded cell.
Furthermore, from the plot showing the full panel power, two maximum power points can
be seen. This is due to the bypass diode connected to sub-module 3 conducting when
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Figure 8.23: Plot of power versus current with and without distributed MPPT, when there is no
shading. A decrease in power of 2% is observed with distributed MPPTs, consistent with the 98%
efficiency of the sub-module MPPT converters. When there is no shading, the MPPTs should be
bypassed, which would eliminate this 2% loss. This data was taken on a October 6th, 2011, a very
sunny day.
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Figure 8.24: Plot of power versus current with and without distributed MPPT, for 25% shading of
one cell in sub-module 3. A power increase of 11% is observed by the use of the sub-module MPPTs.
This data was taken on a October 6th, 2011, a very sunny day.
the electronic load is drawing more current than the maximum current available from sub-
module 3. In this case, it can be seen that the global maximum power point is the case
where the bypass diode is not conducting, whereas the other point is a local maximum
power point. Situations like this present problems for the MPPT algorithms in central
and micro-inverters, as they can easily get stuck on the local maximum power point. The
discrete data point collected with the distributed MPPT enabled in this scenario illustrates
the benefit of our approach. In this case, an 11% increase in power output can be observed.
Furthermore, there is only a single maximum power point, and the panel produces close to
its maximum power across a broad range of output current, enabling the system’s central
inverter to operate across a wide voltage and current range.
Figures 8.25 and 8.26 show the measured data when the single cell is shaded by 50 and
75%, respectively. In both these cases, the global maximum power point of the regular panel
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Figure 8.25: Plot of power versus current with and without distributed MPPT, for 50% shading of
one cell in sub-module 3. A power increase of 24% is observed by the use of the sub-module MPPTs.
This data was taken on a October 6th, 2011, a very sunny day.
is with the bypass diode of sub-module 3 conducting. It can be seen that the distributed
MPPT system yields a power improvement of 24% when the cell is 50% shaded, and 11%
increase in power when the cell is 75% shaded.
8.10.2 Dynamic Performance Evaluation
To evaluate the performance of the sub-panel distributed MPPT architecture under dynamic
partial shading conditions, we performed the following experiment:
The panel was placed near a small metal chimney, so that only a small number of cells
were shaded, as illustrated in Figure 8.27. As the sun moves throughout the day, the
location of the shadow on the panel will move as well, and cover different sections of the
panel, and to varying degrees. This situation is very similar to what would happen in
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Figure 8.26: Plot of power versus current with and without distributed MPPT, for 75% shading of
one cell in sub-module 3. A power increase of 11% is observed by the use of the sub-module MPPTs.
This data was taken on a October 6th, 2011, a very sunny day.
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Figure 8.27: Photograph illustrating the shading (owing to a protruding pipe) that moves across
the panel for the dynamic performance experiment.
residential installations, where chimneys, power lines, trees, antennas, and other structures
block parts of the panel throughout the day.
The system was set up such that approximately every minute it would switch between
bypassing the distributed MPPTs, and connecting them to the panel. When the MPPTs
are bypassed (i.e. the panel is configured just like a conventional panel) the electronic load
performs a full I-V sweep of the panel, and the highest power is recorded. When the MPPTs
are connected, the electronic load starts at a current (6 A) that is higher than the panel
short-circuit current (5.2 A), and waits for the MPPT outputs to reach steady-state (a
few seconds). It then decreases the current, at each time waiting for the MPPTs to settle
again. It continues to decrease the current until one of the MPPTs (the one connected to
the strongest sub-module) reaches its maximum allowed duty cycle (0.99). At this time any
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further decreases in panel output current will mean that at least one of the MPPTs is not
operating at the sub-module MPP, so the sweep is stopped, and the highest output power
recorded. The electronic load thus performs a global MPPT tracking algorithm with 1-bit of
feedback from the sub-module MPPT. In the implementation performed here, the computer
receives the 1-bit feedback signal over the I2C communication link, but this control method
could be implemented in a variety of ways, as was discussed in Section 8.7.2.
Another option that could have been used to perform the dynamic evaluation would be
to use two panel, one with distributed MPPT, and one without. The problem with this
approach is that it is difficult to ensure that both panels are perfectly matched in terms of
their nominal output, and that they have identical shading patterns. By toggling between
the two system on a single panel, these sources of bias are removed. By taking a very large
number of samples, errors introduced by rapidly changing insolation between measurements
can be averaged out, since it is expected that such insolation changes are equally likely to
occur between both types of measurements. The long-term average error should thus be
zero.
Shown in Figure 8.28 is a plot of panel output power versus time, with and without
the distributed MPPT electronics, as discussed above. These measurements were taken at
MIT’s campus on a very sunny day (Oct 6, 2011) at the times indicated in the plot. It can
be seen that at all times during the measurement period, the distributed MPPT system
generated more power from the panel than what a conventional panel would generate,
thanks to the mitigation of sub-module current mismatch owing to partial shading.
Shown in Figure 8.29 is the accumulated energy extracted from the panel during the
measurement time, and it shows that the distributed MPPT system collects more than 20%
more energy throughout the course of this experiment.
The data plotted in Figure 8.30 show the instantaneous power measured for the system
during a day with more cloud cover (October 3, 2011), as can be seen by the rapidly
changing output power (both with and without MPPT) when clouds move in. At times
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Figure 8.28: Instantaneous measured power versus time for a sunny day (October 6, 2011) for
a conventional panel, as well as with the distributed MPPT employed. Up to a 30% increase in
captured power is observed.
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Figure 8.29: Accumulated energy versus time for a sunny day (October 6, 2011) for a conventional
panel, as well as with the distributed MPPT employed. The distributed MPPT system collects more
than 20% additional energy over a conventional panel.
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Figure 8.30: Instantaneous measured power versus time for a day with moving cloud cover (October
3, 2011) for a conventional panel, as well as with the distributed MPPT employed.
when the power output is changing rapidly between two measurement points, the relative
performance differences between the two systems is more due to changing insolation than
any change in shading pattern. The overall trend is nevertheless clear, with the distributed
MPPT system generating more power for the majority of the time.
Figure 8.31 shows the accumulated energy for the system, where the distributed MPPTs
collect more than 10% additional energy over a conventional panel. It is to be expected
that the performance gains are smaller in this scenario than for a very sunny day, since the
diffused light of cloudy days do not produce a pronounced shading pattern, and thus less
sub-module mismatch.
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Figure 8.31: Accumulated energy versus time for a day with moving cloud cover (October 3, 2011)
for a conventional panel, as well as with the distributed MPPT employed. The distributed MPPT
system collects more than 10% additional energy over a conventional panel.
– 211 –
Solar Photovoltaic Applications
8.11 Performance Comparison
The previous section illustrated the improvements in overall energy capture that can be
realized with the use of the distributed MPPT architecture, and the sub-module hardware
implemented in this work. In solar PV applications, which are very cost sensitive, it is
illustrative to perform a cost analysis, to quantify the added financial burden for this increase
in power. A small increase in output power that comes at a large added system cost is clearly
not worth it, and in this section we provide a quantitative analysis of this trade-off, based
on the empirical data captured in our experiment.
Shown in Table 4.6 is a comparative chart of our work, previous academic work, as well
as two selected commercial solutions. The topology, cost, power density, efficiency, and a
figure of merit (discussed below) are listed. It should be noted that aside from the work
presented here, none of the other solutions provide sub-module tracking, but only account
for mismatch at the panel level. As was shown in the experimental section, sub-module
mismatch can contribute to significant energy loss (up to 20%), which cannot be mitigated
by the other solutions.
8.12 Figure of Merit
The merits of distributed MPPT in any solar PV system is entirely dependent of the par-
ticular installation. Some installations may benefit greatly from added power electronics,
whereas others may see no improvement in overall energy capture (e.g., perfectly matched
panels on a completely flat surface with no external objects that can cause shading). Due
to the very site-specific circumstances, it is therefore difficult to quantify exactly how much
a typical residential installation may benefit from our approach. It is, however, possible
to quantify the relative merits of the power electronics itself, compared to other similar
solutions. This is done in Table 8.4, where we have introduced a figure of merit that aims
to capture some of the cost/benefit trade-off with this approach. It should be pointed out
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that this figure of merit is a crude estimate of the relative performance between different
solutions, and it should not be used as an absolute metric to judge whether distributed
MPPT will pay off or not.
The figure of merit attempts to capture the incremental cost for the added average power
to the PV system (given as $/Watt). It calculates the expected additional average power
captured by the system (accounting for the electrical conversion losses of the MPPTs in
each case), for a given nominal power increase factor (α). This increase factor represents
the fractional increase in average output power that can be expected with the distributed
MPPT system, and as such, is highly installation dependent. For our analysis, an α of
0.1 is chosen for per-panel MPPT, and 0.15 for sub-module MPPT (this is a modest 5%
increase for sub-module MPPT compared to per-panel MPPT, keeping in mind that we
experimentally measured between a 10% and 20% increase in captured energy for the sub-
module case versus regular panel-based MPPT in our field experiments). The Figure of
Merit is given by:
FOM =
cost
〈Padded〉
, (8.3)
where
〈Padded〉 = ηMPPTPrated(1 + α)− Prated, (8.4)
and ηMPPT is the electrical conversion efficiency of the MPPTs, and Prated is the rated
power of the MPPT. The FOM should be compared to the typical installed cost of solar PV
systems, which was estimated to be around $6/W in 2010 [82]. In order for the distributed
MPPT system to be cost effective, the FOM must be below the installed cost of the PV
system, for a given installation. We see that for our assumptions of a 10% and 15% im-
provement in average power due to module and sub-module tracking, respectively, the cost
benefit of many of the solutions of Table 8.4 are marginal. As the installed cost of solar
PV continues to decrease, even further price pressure on the power electronics is expected.
In light of this, our calculated FOM of 0.50 $/Watt makes our solution cost competitive
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Table 8.4: DC-DC Optimizer Performance Comparison
Work [71] [70] National Azuray This work
Type Academic Academic Commercial Commercial Academic
Topology Buck-Boost Boost Unknown Unknown Buck
Sub-Module Tracking No No No No Yes
Volume [cm3] 255 cm3 unknown (big) 680 cm3 740 cm3 12 cm3
Cost $204 unknown (high) $150 $90 $12.80
Power [W] 85 W 60 W 230 W 300 W 200 W
Cost/Power [$/W] 0.24 $/W high 0.65 $/W 0.3 $/W 0.064 $/W
Efficiency [%] 95% 93% 98.5% 97.6% 98%
FOM [$/(added W)] 5.22 $/W 7.81$/W 4.07 $/W 0.50 $/W
today, and for some time in the future.
It should be pointed out again that the FOM is highly dependent on the parameter α,
which attempts to quantify the performance improvements offered by distributed MPPT.
It is certainly possible to better quantify this improvement with a more detailed Figure of
Merit that models the length of shading (in time), additional panels, and weather data.
Our attempt here was merely to elucidate some of the trade-offs in terms of cost and
performance, with rough estimates guided from our empirical data.
8.13 Conclusions
We have presented a distributed MPPT architecture for solar PV applications, which en-
ables more energy to be extracted from the system. By employing low-voltage sub-module
converters, a high frequency, very high efficiency power stage can be used, and miniaturized
to the point where it fits into the existing junction box, thereby greatly reducing cost. We
have provided a survey of potential power topologies, and have implemented a hardware
prototype synchronous buck converter for use in sub-module tracking of a PV panel. Two
different global control algorithms are proposed, and experimental measurement of static
and dynamic shading patterns are investigated. We measure up to a 20% improvement in
– 214 –
8.14 Future Work
overall energy capture compared to per-panel MPPT implementation, using field experi-
ments with a partial shading obstacle. Finally, we compare our implementation to other,
state-of-the-art commercial and academic solutions, and find that the proposed solution is
by far the most cost-effective.
8.14 Future Work
While this work demonstrated one of the first cost-effective distributed MPPT solutions,
there are a number of improvements that can be made to further reduce overall cost and
improve performance. Here we list some areas that could benefit from further investigations
8.14.1 Cell-level Tracking
The control implementation and system architecture presented here are also suitable for
cell-level tracking. While there are certainly additional challenges associated with a low-
voltage cell-level converter (both from a performance and cost perspective), the methods
outlined here provide a good starting point for work towards that goal. In addition, the
flexible hardware implementation here can be used as a test platform for different kind of
tracking algorithms, and to simulate cell-level converter operation.
8.14.2 Bypass-mode for Improved No-Shading Efficiency
One of the easiest improvements that can be made to our system is that of bypass-mode
detection. We observed a 2% decrease in our overall power capture when there was no
partial shading, due to the 98% efficiency of the power converters. It is relatively straight-
forward to implement a function in the MPPT code to detect when the power produced
from bypassing is higher than that of regular operation. The MPPT can then be bypassed,
either through a dedicated bypass-MOSFET, or through the top-level switch and inductor.
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This would greatly enhance the performance during no-shading situations.
8.14.3 Verification of Communication-less Global MPPT Algorithm
One benefit of the distributed MPPT architecture is that the global controller (often-time
implemented in the string inverter) can operate at a wide range of currents and voltages,
while still extracting near maximum power from the system (as observed for example in
Figure 8.20). As discussed in Section 8.7.2, it would be attractive to rely on the existing
MPPT algorithm in the central inverter to find the global MPPT. As was observed in our
experimental measurements, the distributed MPPT flattens the P-I and P-V curve, such
that there is a broad region where near MPP operation is possible. One useful extension of
this work would thus be to test the distributed MPPT architecture with a central MPPT
converter that employs the communication-less global MPPT algorithm. It would be partic-
ularly illustrative to do this with a commercial PV inverter (or micro-inverter) and observe
whether the inverter locates the MPPT, despite the relative flatness.
8.14.4 Reduction in Hardware Components/Reduction in Cost
In the current implementation, three identical MPPTs are employed, one for each bypass
diode. There is thus a substantial replication of functionalities, in particular in terms of
computation and sensing. Significant cost savings can be realized if, for example, a single
microcontroller would control three power stages, and perform all sensing and control. The
MPPT algorithm itself is not very computationally intensive, so it would be relatively simple
for a single microcontroller (with a sufficient number of I/O pins) to control three power
stages. One challenge that would need to be addressed is that of appropriate level-shifting
of the signals, since each power stage is at a different voltage level. Another advantage
of a single microcontroller is that each power stage can be easily phase-shifted relative
to the others, and some current ripple cancellation could be achieved, enabling smaller
inductors and/or fewer output capacitors. As with our previous demonstration of integrated
– 216 –
8.14 Future Work
power point tracking control in Chapter 7, it could also be highly advantageous to develop
dedicated integrated tracking control ICs, reducing both logic / control power, cost, and
component count.
8.14.5 Other Applications
There are a number of other applications where a distributed power electronics architecture
such as the one presented here would be beneficial. Thermoelectric power generation and
fuel-cells are two examples that suffer from similar challenges in terms of current mismatch,
and the need for voltage stacking to achieve a high voltage output from many low voltage
sources. There is also an opportunity to employ this architecture in reverse, where a high
voltage source (e.g. the power grid) needs to power many low voltage loads, such as in
CPUs and LED lighting applications, to name just two examples.
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Appendix A
PCB Layout, Detailed Schematic, and
Bill of Materials for the Discrete Merged
Two-Stage Converter
This appendix provides schematic and images of the PCB layout for the discrete merged
two-stage converter prototype, as well as bill of materials. The PCB layout was made using
EAGLE
TM
Layout Editor from Cadsoft Computer , Inc. Note that all PCB images here are
scaled from their original size to provide better details.
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Figure A.2: Converter PCB layout, top copper, silkscreen, and solder stop layers.
Figure A.3: Converter PCB layout, bottom copper, silkscreen, and solder stop layers.
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PCB Layout, Detailed Schematic, and Bill of Materials for the Discrete
Merged Two-Stage Converter
Table A.1: Bill of Materials for the discrete merged two-stage converter
Part Part Number Package Description
ATTINY24 ATTINY24 SOIC16 microcontroller,
C1 C0603 capacitor
C2 C0603 capacitor
C3 C0603 capacitor
C4 C0603 capacitor
C5 C0603 capacitor
C6 C0603 capacitor
C7 C0603 capacitor
CGDS1M1 C0603 capacitor
CGDS2M1 C0603 capacitor
CGDS2M2 C0603 capacitor
CGDS4M1 C0603 capacitor
CGDS4M2 C0603 capacitor
CIN1 C1206 capacitor
CIN2 C1206 capacitor
CIN3 C1206 capacitor
CITH1 C0603 capacitor
CITH2 C0603 capacitor
COUT1 C1206 capacitor
COUT2 C1206 capacitor
COUT3 C1206 capacitor
COUT4 C1206 capacitor
CSS C0603 capacitor
CSVIN C-USC0603 capacitor
C MC BP C0603 capacitor
DGDS1M1 NSR0320MW2T1 SOD323 Schottky Diode
DGDS2M1 NSR0320MW2T1 SOD323 Schottky Diode
DGDS2M2 NSR0320MW2T1 SOD323 Schottky Diode
DGDS4M1 NSR0320MW2T1 SOD323 Schottky Diode
DGDS4M2 NSR0320MW2T1 SOD323 Schottky Diode
GDS1M1 LTC4440-5 SOT23-6 High side gate driver
GDS2M1 LTC4440-5 SOT23-6 High side gate driver
GDS2M2 LTC4440-5 SOT23-6 High side gate driver
GDS4M1 LTC4440-5 SOT23-6 High side gate driver
GDS4M2 LTC4440-5 SOT23-6 High side gate driver
LBUCK DOH3316HT DOH3316HT Inductor
LM5111 LM5111 MSOP8 Low side gate driver
LTC3418 LTC3418 synchronous buck
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Table A.2: Bill of Materials for the discrete merged two-stage converter
Part Part Number Package Description
R1 R0603 resistor
R2 R0603 resistor
R3 R0603 resistor
R4 R0603 resistor
RCGDS1M1 R0603 resistor
RCGDS2M1 R0603 resistor
RCGDS2M2 R0603 resistor
RCGDS4M1 R0603 resistor
RCGDS4M2 R0603 resistor
RITH R0603 resistor
RLINK R0603 resistor
ROSC R0603 resistor
RSS R0603 resistor
RSVIN R0603 resistor
RSVIN1 R0603 resistor
RSVIN2 R0603 resistor
S1 SI7236DP POWERPAK SOIC8 N-Channel 20V dual Mosfet
S2 SI7236DP POWERPAK SOIC8 N-Channel 20V dual Mosfet
S3 SI7236DP POWERPAK SOIC8 N-Channel 20V dual Mosfet
S4 SI7236DP POWERPAK SOIC8 N-Channel 20V dual Mosfet
ZENER MM3Z2V4ST1 SOD323 Zener diode
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Appendix B
Microcontroller C Code for Discrete
Merged Two-Stage Converter
Listing B.1: m2s code/hard tiny24 new.c
1 #define F CPU 8000000UL
2 #include <avr / i o . h>
3 #include <u t i l / de lay . h>
4 #include <avr / in t e r rup t . h>
5 /∗DEFINES ∗/
6
7 #define a l l o f f a PORTB=0x80 // turn o f f a l l ga te d r i v e s
8 #define a l l o f f b PORTB=0x01 // turn o f f a l l ga te d r i v e s
9 #define s e r i e s a PORTA = 0xA2 // charge in s e r i e s MLF
10 #define s e r i e s b PORTB = 0x03 // charge in s e r i e s MLF
11 #define p a r a l l e l a PORTA = 0x50 // d i scharge in p a r a l l e l MLF
12 #define p a r a l l e l b PORTB = 0x00 // d i scharge in p a r a l l e l MLF
13 int const de l ay ov e r l ap = 1 ;
14 int const t ogg l e d e l ay = 3 ;
15 int const swi t ch de lay = 50 ; //max 96 useconds
16
17 void i n i t p o r t s (void )
18 {
19 /∗ Set PORT d i r e c t i on s , PA2, PA3 inputs , r e s t ou tpu t s ∗/
20 DDRA = 0xF3 ;
21 DDRB = 0xFF ;
22
23 //Comparator se tup
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24
25 ACSR|=
26 (0<<ACD) | //Comparator ON
27
28 (1<<ACBG) | //Connect 1 .23V re f e r ence to AIN0
29
30 (1<<ACIE) | //Comparator I n t e r rup t enab l e
31
32 (0<<ACIC) | // inpu t capture d i s a b l e d
33
34 (1<<ACIS1 ) | // s e t i n t e r r u p t on r i s i n g output edge
35
36 (1<<ACIS0 ) ;
37 SFIOR|=(1<<ACME) ;
38 ADCSRA&=˜(1<<ADEN) ; //Make sure ADC i s turned o f f
39 ADMUX = ADMUX=0x02 ; // Po l l from ADC2 i n i t i a l l y
40
41
42 /∗ I n i t i a l i s e va l ue ∗/
43 a l l o f f a ;
44 a l l o f f b ;
45
46 }
47 void s ta r tup (void )
48
49 {
50
51 // Star tup sequence
52 PORTA = 0x00 ; // turn on s3m2 to charge s1m1 ga te d r i v e r
53 //s3m2 i s i n v e r t ed (PA7)
54 d e l ay u s ( swi t ch de lay ) ;
55 d e l ay u s ( swi t ch de lay ) ;
56 d e l ay u s ( swi t ch de lay ) ;
57 d e l ay u s ( swi t ch de lay ) ;
58 PORTA = 0x80 ; // turn o f f s3m2
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59 PORTB = 0x03 ; // turn on s1m1
60 d e l ay u s ( swi t ch de lay ) ;
61 d e l ay u s ( swi t ch de lay ) ;
62 d e l ay u s ( swi t ch de lay ) ;
63 d e l ay u s ( swi t ch de lay ) ;
64 s e i ( ) ; // enab l e i n t e r r u p t s
65 }
66
67 int main (void )
68 {
69 i n i t p o r t s ( ) ;
70 s tar tup ( ) ;
71
72
73 /∗ Run f o r e v e r − ” f o r ( ; ; ) ” i s the same as ” wh i l e (1) ” ∗/
74 for ( ; ; ) {
75 // Write va l ue to Port B
76 /∗ d e l a y u s ( sw i t c h de l a y ) ;
77 d e l a y u s ( sw i t c h de l a y ) ;
78 a l l o f f a ;
79 a l l o f f b ;
80 d e l a y u s ( d e l a y ov e r l a p ) ; // avoid shoot−through
81 //PORTA = 0x20 ; // charge in s e r i e s DIP
82 s e r i e s a ;
83 s e r i e s b ;
84 d e l a y u s ( sw i t c h de l a y ) ;
85 a l l o f f a ;
86 a l l o f f b ;
87 d e l a y u s ( d e l a y ov e r l a p ) ; // avoid shoot−through
88 //PORTA=0x50 ; // d i scharge in p a r a l l e l DIP
89 p a r a l l e l a ;
90 p a r a l l e l b ;
91 de lay ms (500) ;
92 s e r i e s b ;
93 // a l l o f f a ;
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94 de lay ms (500) ;
95 ∗/
96
97 }
98 }
99
100 ISR(ANA COMP vect)
101 {
102 /∗ i f (MUX) {
103 MUX=1;
104 PORTD=0xF0 ;
105 }
106 e l s e {
107 MUX=0;
108 PORTD=0x0F ;
109 }∗/
110 i f (ADMUX==0x02 ) //ADC2 inpu t
111 {
112 s e r i e s a ;
113 s e r i e s b ;
114 ADMUX=0x03 ;
115 d e l ay u s ( t ogg l e d e l ay ) ;
116
117 }
118 else {
119 p a r a l l e l a ;
120 p a r a l l e l b ;
121 ADMUX=0x02 ;
122 d e l ay u s ( t ogg l e d e l ay ) ;
123 }
124
125 }
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Appendix C
Regulation Stage Device Sizing
This appendix provides a detailed explanation of the design choices in the sizing of regulation
stage power switches. The design equations will follow the nomenclature introduced in [74],
which considered the optimal design widths of buck converters in integrated CMOS.
Shown in Figure C.1a is a schematic drawing of the regulation stage, which comprises a
buck converter utilized with a PMOS high-side switch (MH), and an NMOS low-side switch
(ML). While NMOS transistors typically have better intrinsic device performance in most
CMOS processes, a PMOS device was used in this work for the top switch to simplify gate
drive requirements. An NMOS high-side switch would require a voltage higher than the
input voltage to ensure that the device turns on. In conventional converters, this is typically
accomplished using a boot-strap circuit with a flying capacitor. It should be noted, however,
that the merged two-stage topology does inherently provide voltages that are higher than
the input voltage of the regulation stage (in the transformation stage). Thus, it is possible
to use one of these voltages to provide power to a high-side gate driver circuitry, thereby
removing the need for a flying capacitor and bootstrap circuitry. In this work, however, we
chose to employ a PMOS high side switch for simplicity.
Figure C.1b shows an equivalent model of the synchronous buck regulator, which employs
ideal switches and two additional components, Rb and Cb which are used to model the total
device resistance and capacitance, respectively. The value of Rb is given by [74]:
Rb =
RL0
WL
(1−D) +
RH0
WH
D, (C.1)
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Cin,buck
ML
MH
Lbuck
CoutVunreg
+
-
Vout
+
-
(a) Schematic drawing of the regulation stage, which utilizes a synchronous
buck converter topology.
Cin,buck
Lbuck
CoutVunreg
+
-
Vout
+
-
SH
SL Cb
Rb
(b) Model of buck converter for device width optimization.
Figure C.1: Schematic drawing of synchronous buck converter (a) and equivalent model to compute
optimum device widths (b).
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where RL0 and RH) are the effective on-state resistances of the low and high side switch,
respectively (often given in units of Ω ∗m). These can be found for a given CMOS process
through simulation, where one measures the normalized (by width) resistance of a transistor
in the linear region. We are not able to use the actual values for our process in this discussion
as they are proprietary to the commercial foundry. WL andWH are the widths of the bottom
and top transistor, respectively, and the duty cycle is the duration that the top side switch
is on (also given by D = Vout/Vunreg). As can be seen from (C.1), the effective resistance Rb
takes into account how long each switch is on, and gives a time-averaged resistance, which
corresponds well to loss calculations.
Similarly Cb is given by:
Cb =WLCL0 +WHCH0, (C.2)
where CL0 and CH0 are the parasitic capacitance per unit width (often given in units
of F/m). In a CMOS process, the gate capacitance is typically the dominant dynamic
loss mechanism, so often only parasitic gate capacitance is considered. The effective gate
capacitance can be modelled using process parameters, or extracted from layout. In our
case, where different type of transistors are used for the high and low side switch, the values
of CL0 and CH0 are different, as are RL0 and RH0.
As outlined in [18], the optimal width ratio of the high-side device width to the low-side
device width (α) [74] can be found by a constrained minimization of Cb at a constant Rb,
yielding
α =
WH
WL
=
√
DRH0CL0
(1−D)RL0CH0
. (C.3)
The total power loss is a combination of the static loss (Pres) and switching loss (Pcap);
Ploss = Pcap + Pres =WbC0V
2
INfS +
R0
Wb
I2OUT (C.4)
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where
C0 =
Cb
Wb
=
CL0 + CH0α
1 + α
(C.5)
and
R0 = RbWb = (1 + α)
[
(1−D)RR0 +
DRH0
α
]
. (C.6)
assuming that the power loss is only in the MOSFETs. The optimal bridge width (Wopt)
can be found by minimizing Ploss (C.4) and is
Wopt =
IOUT
VIN
√
R0
C0fS
(C.7)
From (C.7), the individual device widths can be found as:
WL =
Wopt
1 + α
(C.8)
WH =WLα (C.9)
It should be noted that his analysis has not considered additional losses such as inductor
core and resistive losses, which will increase overall converter power losses. However, as as
shown in [74], these additional losses do not affect the optimum device widths as calculated
above.
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Appendix D
Type III Compensation Network
Calculation
%%Type III compensation network calculation, by Robert Pilawa
clear all
hold off
%%%%%Power converter parameters
L=6.25e-9;
C=2e-6; %output capacitor
R=0.25; %load capacitor
Rc=2e-3; %esr of load capacitor
Rl=10e-3; %esr of inductor
D=0.86; %duty ratio
Vin=1.2;
Vout=1;
%%%%%%%%%%%%%%%%%%%%%%%%%%%
Vn=0.8; %voltage of negative input terminal of error amplifier, used to calculate Rbias.
P=bodeoptions;
P.FreqUnits = ’Hz’;
s=tf(’s’);
Gvd= Vin/(D*(1+s*L/R+s^2*L*C)); %first order loop gain of LC filter
Gvd2=Vin*(1+s*C*Rc)/(D*(1+s*(C*(Rc+Rl)+L/R)+s^2*L*C)); %second order effects taken into account
Gc=1;
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Gpwm=2;
T=Gc*Gpwm*Gvd;
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%Parameters from cadence simulation:
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Gfc_db=-15.52 %current gain at desired cross-over frequency
fc=5e6; %Desired cross-over frequency
PS=-165; %Open loop phase shift at crossover we measure from cadence
PM=50; %Phase margin we want
G=10^(-Gfc_db/20); %calculate required gain boost, used to calculate C2, placing our origin
Boost=PM-PS-90;
Boost_rad=Boost/180*pi;
k=(tan(Boost_rad/4+pi/4))^2;
R1=40e3
Rbias=Vn*R1/(Vout-Vn)
C2=1/(2*pi*fc*G*R1)
C1=C2*(k-1)
R2=sqrt(k)/(2*pi*fc*C1)
R3=R1/(k-1)
C3=1/(2*pi*fc*sqrt(k)*R3)
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%Figure 1
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Zf=1/(s*C2)*(R2+1/(s*C1))/(1/(s*C2)+R2+1/(s*C1))
Zi=R1*(R3+1/(s*C3))/(R1+R3+1/(s*C3))
Tideal=Zf/Zi;
figure(1)
bodeplot(Tideal,P)
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title(’Zf/Zi with ideal amplifier’)
grid on
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%Figure 4
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
figure(4)
hold on
Tsystem_ideal=Gvd*Gpwm*Tideal;
bode(Gvd*Gpwm,P,’-’);
bode(Tsystem_ideal,P,’-.’);
legend(’uncompensated’, ’compensated’)
%bodeplot(Tsystem_ideal,P);
%Tsystem_real=Gvd2*Gpwm*T;
%bodeplot(Tsystem_real,P);
grid on;
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Appendix E
PCB Layout, Detailed Schematic, and
Bill of Materials for the Discrete TPV
MPPT
This appendix provides schematic and images of the PCB layout for the discrete TPV
MPPT converter prototype, as well as bill of materials. The PCB layout was made using
EAGLE
TM
Layout Editor from Cadsoft Computer, Inc. Note that all PCB images here are
scaled from their original size to provide better details.
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MPPT
Figure E.1: Converter schematic drawing. Note that the schematic contains many components
that were not implemented. Table 6.3 of Chapter 6 contains a component listing of the experimental
prototype.
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Figure E.2: Converter PCB layout, top copper, silkscreen, and solder stop layers.
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MPPT
Figure E.3: Converter PCB layout, bottom copper, silkscreen, and solder stop layers.
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Appendix F
Microcontroller C Code for Discrete
TPW MPPT
Listing F.1: tpv discrete code/mppt.c
1 #include ”mppt . h”
2 void delayms ( u in t 16 t m i l l i s ) {
3 while ( m i l l i s ) {
4 de lay ms (1) ;
5 m i l l i s −−;
6 }
7 }
8 int main (void )
9 {
10 delayms (2000) ;
11 SEND STRING( ”\n\ r ” ) ;
12 SEND STRING( ”MPPT rev 3 , by Robert Pilawa \n\ r ” ) ;
13 MPPTInit ( ) ;
14 SEND STRING( ”MPPTInit Completed” ) ;
15 SEND STRING( ”\n\ r ” ) ;
16 unsigned int t e s t 1 =620;
17 unsigned long t e s t 2 =619;
18 unsigned long t e s t=t e s t 1 ∗ t e s t 2 ;
19 for ( ; ; ) // Loop f o r e v e r
20 {
21 MPPTSweep( ) ;
22 delayms (5000) ;
23 CurrentTracking ( ) ;
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24 }
25 }
26 void MPPTInit (void )
27 {
28 //USI UART Ini t ia l i se Transmi t ter ( ) ;
29 //USARTInit( ) ;
30 SEND STRING( ”USI UART Init complete \n \ r ” ) ;
31 ADCInit ( ) ;
32 //CMPInit ( ) ;
33 PWMInit ( ) ;
34 // du t y r a t i o= .5∗TIMER1 TOP;
35 d i r e c t i o n=−1; // s t a r t out by decreas ing duty ra t i on
36 s e i ( ) ;
37 //SEND STRING(”MPPTInit complete \n \ r ”) ;
38 }
39
40
41 void MPPTSweep(void )
42 {
43
44 //Sweep duty cy c l e and record / s p i t out duty cy c l e and power
45 // unsigned i n t i ou t p eak =0;
46 unsigned long pin peak=0;
47
48 PWMWriteDuty(DUTYMAX) ;
49 //DUTYCOUNT=DUTYMAX;
50 PWMEnable ( ) ;
51 delayms (4000) ;
52 unsigned int zeropower=0;
53 unsigned int duty peak=0;
54
55 while (PWMReadDuty( ) > DUTYMIN)
56 {
57 i i n=ADCReadValueDifferential ( 1 ) ;
58 vin=ADCReadValue (VIN MUX, 1 ) ;
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59 pin=vin ∗ i i n ;
60 // i ou t=ADCReadValue(IOUTMUX,20) ;
61
62 i f ( pin>pin peak )
63 {
64 p in peak=pin ;
65 duty peak=PWMReadDuty( ) ;
66 // duty peak=DUTYCOUNT;
67 }
68 i f ( pin<1)
69 {
70 zeropower++;
71 }
72 i f ( zeropower==1)
73 {
74 SEND STRING(” zeropower\n\ r ” ) ;
75 break ;
76 }
77 SENDDATA(” v : ” , v in ) ;
78 SENDDATA(” i : ” , i i n ) ;
79 SENDDATA(” p : ” , pin ) ;
80 SENDDATA(” p pk : ” , p in peak ) ;
81 SENDDATA(” d : ” , PWMReadDuty( ) ) ;
82 SENDDATA(” d pk : ” , duty peak ) ;
83 SEND STRING(”\n\ r ” ) ;
84 PWMWriteDuty(PWMReadDuty( )−5) ;
85 //DUTYCOUNT=DUTYCOUNT−5;
86 delayms (2000) ;
87 }
88 PWMWriteDuty( duty peak ) ;
89 }
90
91 void CurrentTracking (void )
92 {
93 delayms (1000) ;
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94 SENDDATA(” DC: ” ,PWMReadDuty( ) ) ;
95 SEND STRING( ”\n\ r ” ) ;
96 vin=ADCReadValue (VIN MUX,30 ) /30 ;
97 i i n=ADCReadValueDifferential ( 30) /30 ;
98 vout=ADCReadValue(VOUTMUX,1 ) ;
99 pin=vin ∗ i i n ;
100 //To se tup i n i t i a l condi t ion , move in same d i r e c t i o n f o r f i r s t s t e p .
101 p in o ld=pin ∗ 0 . 9 ;
102 int count=0;
103 int d i r ec t ion sum=0;
104 for ( ; ; ) //Loop i n to MPPT mode
105 {
106 delayms (4000) ;
107 // f o r ( i n t q=0;q++;q<10) ;
108 //{
109 vin=ADCReadValue (VIN MUX,16 ) ;
110 i i n=ADCReadValueDifferential (32768) /256;
111 pin=vin ∗ i i n ;
112 vout=ADCReadValue (VOUTMUX,1 ) ;
113 v in ad ju s t ed=vin ∗VREF/ADCMAX∗VIN DIVIDER∗100;
114 vout ad ju s t ed=vout∗VREF/ADCMAX∗VOUT DIVIDER∗100;
115 // i ou t=ADCReadValue(IOUTMUX,30) ;
116 count++;
117 i f ( pin < p in o ld ) // i f the new power we measure i t sma l l e r
than o l d one , we ’ re going the wrong way .
118 {
119 d i r e c t i o n=−d i r e c t i o n ; // change d i r e c t i o n
120 }
121
122 //}
123 i f ( count>0)
124 {
125 count=0;
126 SENDDATA(”vout : ” , vou t ad ju s t ed ) ;
127 SENDDATA(” i i n : ” , i i n /128) ;
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128 //SEND DATA(” i ou t : ” , i ou t ) ;
129 //SEND DATA(” i o u t o l d : ” , i o u t o l d ) ;
130 SENDDATA(” pin : ” , pin ) ;
131 SENDDATA(” p in o ld : ” , p i n o ld ) ;
132 SENDDATA(” DC: ” ,DUTYCOUNT) ;
133 SENDDATA(” d i r : ” , d i r e c t i o n ) ;
134 SEND STRING( ”\n\ r ” ) ;
135 }
136 // i o u t o l d=i ou t ;
137 p in o ld=pin ;
138 PWMWriteDuty(PWMReadDuty( )+1∗ d i r e c t i o n ) ;
139 }
140 }
Listing F.2: tpv discrete code/mppt.h
1 #ifndef MPPT H
2 #define MPPT H
3
4 #include <avr / i o . h>
5 #include <u t i l / de lay . h>
6 //#inc l ud e <s t d l i b . h>
7 #include <avr / in t e r rup t . h>
8 #include <avr /pgmspace . h>
9 #include <avr / s l e ep . h>
10 #include <avr /wdt . h>
11 #include ”USI UART TINY861 . h”
12 //#inc l ud e ”USART. h”
13 #include ”AVR035. h”
14 #include ”ADC. h”
15 #include ”PWM. h”
16 #include ”CMP. h”
17
18 //Must s e t one on and one o f f , changes ADCReadValue
19 #define DIGITAL ERROR CORRECTION OFF 1
20 #define DIGITAL ERROR CORRECTION ON 0
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21
22 #define VOLTAGEREGULATIONMINIMUM 10 //To what ADC va lue shou l d our r e gu l a t ed
v o l t a g e be accurate
23
24 //From TPV
25 #define VOUTTARGET 4
26 #define VOUT DIVIDER 4
27 #define VIN DIVIDER 1
28 #define VIN MIN 0.3
29 #define VOUTMAX 10
30 #define VOUTMIN 0.4
31 #define VIN MUX 1 //Same as VL in t h i s case
32 //#de f i n e VIN MUX 3 //VIN i s sampled on PA4, which i s ADC3
33 #define VOUTMUX 3 //VOUT i s sampled on PA4, which i s ADC3
34 #define IOUTMUX 8 //IOUT i s sampled by PB5, which i s ADC8. IOUT i s sampled by
h a l l e f f e c t sensor
35 #define VREF 1.1 // 2.54
36 #define ADCCENTER 512
37 #define ADCMAX 1024
38 #define DUTYMAX 0.9∗TIMER1 TOP
39 #define DUTYMIN 0.1∗TIMER1 TOP
40 #define F PLL 64000000
41 #define TIMER1 TOP F PLL/FS //maximum va lue i s 1024 in t h i s implementation , we
’ re doing 10− b i t .
42 #define FS 300000 //Converter sw i t c h i n g f requency , change here . Don ’ t go below
251kHz
43 //Note , VL and VH are swapped on board , t h i s may not be the case in the f u tu r e
44 #define VLMUX 1 // Inductor VL i s sampled by PA1, which i s ADC1
45 #define VHMUX 0 // Inductor VH i s same as VIN, which i s ADC0s
46 #define DIRECTION 0 // s t a t u s c h a r b i t 0 w i l l be used to determine d i r e c t i o n . 0
i s down , 1 i s up .
47 #define SEND STRING USI UART Transmit String //Let us change to o ther s t r i n g
sending func t i on at a l a t e r time .
48 //#de f i n e SEND STRING EmptySendString
49 #define SENDDATA USI UART Transmit Data
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50 //#de f i n e SEND DATA EmptySendData
51 #define MIN ADC DIFF 4 //used in ADCReadValue f o r d i g i t a l e r ror co r r e c t i on .
The sma l l e s t va l ue two subsequen t read ings may d i f f e r b e f o r e we d i scard
both o f them .
52 unsigned int ov e r v o l t ag e ;
53 volat i l e unsigned long vout ;
54 volat i l e unsigned long vin ;
55 volat i l e unsigned long vout ad ju s t ed ;
56 volat i l e unsigned long v in ad ju s t ed ;
57 volat i l e unsigned long i i n ;
58 volat i l e unsigned long i ou t ;
59 volat i l e unsigned long i o u t o l d ;
60 volat i l e unsigned long p in o ld ;
61 volat i l e unsigned long pin ;
62 volat i l e signed int d i r e c t i o n ; //1 i s increase duty ra t i o , −1 i s decrease
63 volat i l e unsigned int duty count ;
64 void MPPTInit (void ) ;
65 void MPPTSweep(void ) ;
66 void CurrentTracking (void ) ;
67 #endif
– 247 –

Appendix G
PCB Layout, Detailed Schematic, and
Bill of Materials for the Integrated TPV
MPPT and Associated Test Board
This appendix provides schematic and images of the PCB layout for the integrated TPV
MPPT test PCB board, as well as bill of materials. The PCB layout was made using
EAGLE
TM
Layout Editor from Cadsoft Computer , Inc. Note that all PCB images here are
scaled from their original size to provide better details.
Table G.1: Bill of Materials for TPV integrated test board
Ref Des Part No. Description Function
U$12, U$8 AD8276 Low power unity-gain difference amplifier Ibias
U$9, U$15 AD8655 IC OPAMP R-R CMOS 28MHz Ibias
IC1 AD780ARZ IC REFERENCE PREC 2.5/3.0V 8SOIC Voltage reference
VREF CTRL 3223W-1-504E TRIMPOT 500K 2MM TOP ADJ SMD Current control
CURRENT CTRL 3223W-1-504E TRIMPOT 500K 2MM TOP ADJ SMD Current control
LED1-5 LTST-C191KRKT LED Super RED CLR THIN Red LED
C1-16 Capacitor, 1uF,25V, X5R Bypass caps
X1, X2, X3 1755752 CONN HEADER VERT 4POS 5.08MM Connector
R20 0 Ohm resistor
R8,R7,R13 0 Ohm resistor
R4, R6, R12 30k resistor
R5, R9, R14 20k resistor
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TPV MPPT and Associated Test Board
Figure G.1: Eagle schematic drawing of TPV test board, sheet 1.
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Figure G.2: Eagle schematic drawing of TPV test board, sheet 2.
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TPV MPPT and Associated Test Board
Figure G.3: Converter PCB layout, top copper, silkscreen, and solder stop layers.
Figure G.4: Converter PCB layout, bottom copper, silkscreen, and solder stop layers.
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Figure G.5: Converter PCB layout, layer 2 copper.
Figure G.6: Converter PCB layout, layer 3 copper.
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Appendix H
PCB Layout, Detailed Schematic, and
Bill of Materials for Distributed MPPT
Hardware
This appendix provides schematic and images of the PCB layout for the distributed MPPT
converter prototype, as well as bill of materials. The PCB layout was made using EAGLE
TM
Layout
Editor from Cadsoft Computer , Inc. Note that all PCB images here are scaled from their
original size to provide better details. The cost was for quantities of less than 5,000, either
as listed directly from the manufacturer, or from Digi-Key.
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Table H.1: MPPT Bill of Materials and Cost
Ref. Type Value Package Part Number Cost
C4 Ceramic 16V X5R 10uF 0805 GRM21BR61C106KE15L 0.060
C5 Ceramic 16V X5R 10uF 0805 GRM21BR61C106KE15L 0.060
C6 Ceramic 16V X5R 10uF 0805 GRM21BR61C106KE15L 0.060
C13 Ceramic 16V X5R 10uF 0805 GRM21BR61C106KE15L 0.060
C14 Ceramic 16V X5R 10uF 0805 GRM21BR61C106KE15L 0.060
L Ferrite 10 uH SMD SER1360-103KL 0.530
PWM IC DrMOS Power 56 FDM6704A 1.620
C7 Ceramic 6.3 V 4.7uF 0603 GRM155R60J475ME87D 0.070
C9 Ceramic 16V X5R 1uF 0402 C1005X5R1C105M 0.010
AVR Microcontroller QFP32 ATTiny861 1.670
C12 Ceramic 16V X5R 1uF 0402 C1005X5R1C105M 0.010
C1 Ceramic 16V X5R 1uF 0402 C1005X5R1C105M 0.010
R7 Resistor, 1% 100k 0402 ERJ-2RKF1003X 0.004
R1 Resistor, 1% 10k 0402 ERJ-2GEJ103X 0.002
R8 Resistor, 1% 100k 0402 ERJ-2RKF1003X 0.004
R9 Resistor, 1% 10k 0402 ERJ-2GEJ103X 0.002
R3 Resistor, 1% 100k 0402 ERJ-2RKF1003X 0.004
R4 Resistor, 1% 10k 0402 ERJ-2GEJ103X 0.002
C3 Ceramic 16V X5R 1uF 0402 C1005X5R1C105M 0.010
C11 Ceramic 16V X5R 1uF 0402 C1005X5R1C105M 0.010
C16 Ceramic 16V X5R 1uF 0402 C1005X5R1C105M 0.010
MPPT Cost 4.268
Table H.2: MPPT Communication Components Bill of Materials
Ref. Type Value Package Part Number
VCCBYPASS DC-DC isolated VBSD1-S5-S5-SIP SIP VBSD1-S5-S5-SIP
R6 SMT 220 Ohm 0603
I2C ISO I2C isolator Si8400
R2, R5 SMT 4.7k 0603
BYPASS MOSFET Si4448DY SO-8 SI4448DY-T1-E3
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Figure H.1: Converter schematic drawing.
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MPPT Hardware
Figure H.2: Converter PCB layout, top copper, silkscreen, and solder stop layers.
Figure H.3: Converter PCB layout, bottom copper, silkscreen, and solder stop layers. The
SER1360 inductor from coilcraft is the only component on the bottom side.
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Figure H.4: Converter top-layer silkscreen for MPPT only (without I2C chip, bypass-transistors,
and connectors).
Figure H.5: Converter top-layer copper, pads, and vias for MPPT only (without I2C chip, bypass-
transistors, and connectors).
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MPPT Hardware
Figure H.6: Converter bottom-layer copper, pads, and vias for MPPT only (without I2C chip,
bypass-transistors, and connectors).
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Listing I.1: solar code/mppt.c
1 #include ”mppt . h”
2 void delayms ( u in t 16 t m i l l i s ) {
3 while ( m i l l i s ) {
4 de lay ms (1) ;
5 m i l l i s −−;
6 }
7 }
8 // u i n t 8 t EEMEM ch i p i d ;
9 // unsigned char s t a t u s b y t e =0;
10 int main (void )
11 {
12 //Uncomment t h i s out to ass i gn i d e n t i f i e r to chip .
13 /////////////////EEPROM programming ////////////////
14 /∗
15 u i n t 8 t i d e n t i f i e r w r i t e =1;
16 u i n t 8 t r e v w r i t e =1;
17 u i n t 8 t i 2 c add r e s s =24;
18
19 eeprom wr i te by te ( ( u i n t 8 t ∗)EEPROM CHIP ID, i d e n t i f i e r w r i t e ) ;
20 eeprom wr i te by te ( ( u i n t 8 t ∗)EEPROMREV, r e v w r i t e ) ;
21 eeprom wr i te by te ( ( u i n t 8 t ∗)EEPROM I2CADDRESS, i 2 c add r e s s ) ;
22 ∗/
23 ///////////////////////////////////////////////////
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24
25 //Handle watchdog t imer immediate ly
26 wdt re se t ( ) ;
27 wdt enable (WDTO 8S) ;
28 wdt re se t ( ) ;
29 unsigned int mcusr mirror ;
30 mcusr mirror = MCUSR;
31 MCUSR = 0 ;
32 wdt re se t ( ) ;
33 delayms (200) ;
34 ch ip id r e ad=eeprom read byte ( ( u in t 8 t ∗)EEPROM CHIP ID) ;
35 rev read=eeprom read byte ( ( u in t 8 t ∗)EEPROMREV) ;
36 myI2Caddress=eeprom read byte ( ( u in t 8 t ∗)EEPROM I2CADDRESS) ;
37 //myI2Caddress=0x22 ;
38 delayms (200) ;
39 wdt re se t ( ) ;
40 #ifde f UART
41 SEND STRING( ” Single−Cel l MPPT rev 1 , by Robert Pilawa \n\ r ” ) ;
42 SENDDATA(” i 2 c address : ” , myI2Caddress ) ;
43 SEND STRING( ”\n\ r ” ) ;
44 #endif
45 MPPTInit ( ) ;
46 US I TWI S l av e I n i t i a l i s e ( myI2Caddress ) ;
47 // s e i ( ) ;
48 delayms (500) ;
49 wdt re se t ( ) ;
50 //SEND DATA(”myI2Caddress : ” , myI2Caddress ) ;
51 unsigned int loopcount=0;
52 // unsigned char tempbyte =0;
53 #ifde f DEBUG
54 SEND STRING( ” Single−Cel l MPPT rev 1 , by Robert Pilawa \n\ r ” ) ;
55 #endif
56 #ifde f UART
57 SEND STRING( ” Single−Cel l MPPT rev 1 , by Robert Pilawa \n\ r ” ) ;
58 SENDDATA(” i 2 c address : ” , myI2Caddress ) ;
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59 SEND STRING( ”\n\ r ” ) ;
60 #endif
61 SENDDATA(”mcusr : ” , mcusr mirror ) ;
62 for ( ; ; ) // Loop f o r e v e r
63 {
64 loopcount++;
65 delayms (1) ;
66 wdt re se t ( ) ;
67 //SEND STRING(” S ing l e−Ce l l MPPT rev 1 , by Robert Pilawa \n\ r ”) ;
68 i f ( loopcount>MAXLOOPCOUNT) //Overf lowing shou l d mean tha t the
dev i ce i s not r e c e i v i n g data as f a s t as i t should , so we
need to r e i n i t i a l i z e .
69 {
70 SEND STRING( ”Loopcount over f l ow \n\ r ” ) ;
71 US I TWI S l av e I n i t i a l i s e ( myI2Caddress ) ;
72 loopcount=0;
73 delayms (50) ;
74 PWMDisable ( ) ;
75 }
76
77 #i f d e f I2C
78
79 i f ( I2CRead ( )==1) //I2CRead () re turns 1 a f t e r a s u c c e s s f u l
read
80 {
81 loopcount=0;
82 }
83
84 #end i f
85
86 }
87 }
88
89 void MPPTInit (void )
90 {
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91 //////////////////////////////
92 //Setup IO Ports
93 //////////////////////////////
94 //PORTB output por t s are PB3 (PWM) , PB6 (DISB)
95 DDRB=(1<<DDB3) |(1<<DDB6) ;
96 //PORTA output po t s are PA2 (UARTTX) , PA4 (SMOD)
97 DDRA=(1<<DDA2) |(1<<DDA4) ;
98 //Unused PORTA pins are PA5, PA6. Setup as inpu ts wi th pu l l−up r e s i s t o r
enab led
99 PORTA= (1<<PA5) |(1<<PA6) ;
100 //Unused PORTB pins are PB4, PB5. Setup as inpu ts wi th pu l l−up r e s i s t o r
enab led
101 PORTA= (1<<PB4) |(1<<PB5) ;
102 //Setup SMOD to enab l e both bottom and top sw i tch to turn on/ o f f :
103 PORTA |= (1<<PA4) ;
104 ADCInit ( ) ;
105 PWMInit ( ) ;
106 PWMDisable ( ) ;
107 #ifde f I2C
108 US I TWI S l av e I n i t i a l i s e ( myI2Caddress ) ;
109 #endif
110 PWMWriteFrequency (200) ;
111 s e i ( ) ;
112 }
113
114 #ifde f I2C
115 void I2CWrite (void )
116 {
117 char send byte=0x33 ;
118 for ( ; ; )
119 {
120 USI TWI Transmit Byte ( send byte ) ;
121 delayms (1000) ;
122 }
123 }
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124
125 unsigned int I2CRead(void ) // re turn 1 i f s u c c e s s f u l read , re turn 0 i s
un succ e s s f u l
126 {
127 unsigned int t imeout counter =0;
128
129 unsigned char r e c e i v ed by t e s [PACKET SIZE−1] ;
130 unsigned char r e c e i v ed coun t e r =0; // i f a l l b y t e s are rece i ved , t imeou t counter
w i l l be 0 at end o f r e c ep t i on
131 unsigned char t ran smit by te1=0; //MSB
132 unsigned char t ran smit by te2=0; //LSB
133 unsigned int duty ;
134 unsigned int parameter =0;
135 i f ( USI TWI Data In Receive Buffer ( ) ) //Master always send two t imes three
by t e s at a time . Each s e t o f th ree by t e s i s r ep ea t i n g
136 // I t i s the j ob o f the r e c e i v e r check t ha t b y t e s 1−3==3−6
137
138 {
139 //The f i r s t by te i s what type o f command , the next two by t e s i s
command−s p e c i f i c parameters . MSB f i r s t
140
141
142 while ( ( r e c e i v ed coun t e r < PACKET SIZE) && ( t imeout counter <
TIMEOUTMAX) )
143 {
144 // by t e i ndex++;
145 i f ( USI TWI Data In Receive Buffer ( ) )
146 {
147 r e c e i v ed by t e s [ r e c e i v ed coun t e r ]=USI TWI Receive Byte
( ) ;
148 r e c e i v ed coun t e r++;
149 }
150 t imeout counter++;
151 }
152 #i f d e f DEBUG
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153 SENDDATA(” out s id e o f whi le loop , r e c e i v ed coun t e r : ” , r e c e i v ed coun t e r
) ;
154 SEND STRING(”\n\ r ” ) ;
155 #end i f
156 i f ( r e c e i v ed coun t e r < PACKET SIZE) //We l o s t some messages
157 {
158 #i f d e f DEBUG
159 SENDDATA(” timed out , r e c e i v ed coun t e r : ” ,
r e c e i v ed coun t e r ) ;
160 SEND STRING( ”\n\ r ” ) ;
161 #end i f
162 return 0 ; //Return
163 }
164 i f ( ( r e c e i v ed by t e s [ 0 ] != r e c e i v ed by t e s [ 3 ] ) | | ( r e c e i v ed by t e s [ 1 ] !=
r e c e i v ed by t e s [ 4 ] ) | | ( r e c e i v ed by t e s [ 2 ] != r e c e i v ed by t e s [ 5 ] ) )
165 {
166 #i f d e f DEBUG
167 SEND STRING( ”Corrupt message r e c e i v ed ” ) ;
168 SEND STRING( ”\n\ r ” ) ;
169 #end i f
170 USI TWI Transmit Byte (ERRORBYTE) ;
171 USI TWI Transmit Byte (ERRORBYTE) ;
172 return 0 ;
173 }
174 parameter = r e c e i v ed by t e s [ 2 ] ;
175 parameter |= rec e i v ed by t e s [ 1 ] << 8 ; //MSB
176 #i f d e f DEBUG
177 SENDDATA(”parameter : ” , parameter ) ;
178 SEND STRING(”\n\ r ” ) ;
179 #end i f
180
181 i f ( r e c e i v ed by t e s [0]==DUTYCOMMAND) //Duty cy c l e command
182 {
183 #i f d e f DEBUG
184 SEND STRING( ” Set t ing duty cy c l e ” ) ;
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185 SEND STRING( ”\n\ r ” ) ;
186 #end i f
187
188 duty=parameter ;
189 PWMWriteDuty( duty ) ;
190 #i f d e f DEBUG
191 SENDDATA(”PWMWriteDuty : ” , duty ) ;
192 SEND STRING( ”\n\ r ” ) ;
193 #end i f
194
195 t ran smit by te1=re c e i v ed by t e s [ 1 ] ;
196 t ran smit by te2=re c e i v ed by t e s [ 2 ] ;
197 }
198 else i f ( r e c e i v ed by t e s [0]==VOLTAGECOMMAND) //Read back v o l t a g e
199 {
200 #i f d e f DEBUG
201 SEND STRING( ”Reading back vo l tage ” ) ;
202 SEND STRING( ”\n\ r ” ) ;
203 #end i f
204 vout=ADCReadValue (VOUTMUX, parameter ) ;
205 t ran smit by te1=(vout>>8) ; // h i gher order b i t s
206 t ran smit by te2=(unsigned char ) vout ;
207 #i f d e f DEBUG
208 SENDDATA(” t ran smit by te1 : ” , t ran smit by te1 ) ;
209 SENDDATA(” t ran smit by te2 : ” , t ran smit by te2 ) ;
210 SENDDATA(” read vo l tage : ” , vout ) ;
211 SEND STRING( ”\n\ r ” ) ;
212 #end i f
213 }
214
215 else i f ( r e c e i v ed by t e s [0]==CURRENTCOMMAND) //Read back curren t
216 {
217 #i f d e f DEBUG
218 SEND STRING( ”Reading back cur ren t ” ) ;
219 SEND STRING( ”\n\ r ” ) ;
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220 #end i f
221 iou t=ADCReadValueDifferential ( parameter ) ;
222 t ran smit by te1=( iout>>8) ; // h i gher order b i t s
223 t ran smit by te2=(unsigned char ) i ou t ;
224 }
225 else i f ( r e c e i v ed by t e s [0]==CLEARBUFFERCOMMAND) //Clear b u f f e r s
226 {
227 #i f d e f DEBUG
228 SEND STRING( ”Clear ing bu f f e r ” ) ;
229 SEND STRING( ”\n\ r ” ) ;
230 #end i f
231
232 Flush TWI Buffers ( ) ;
233 US I TWI S l av e I n i t i a l i s e ( myI2Caddress ) ;
234 return 0 ;
235 }
236 else i f ( r e c e i v ed by t e s [0]==ENABLECONVERTER) //Enable conver te r
237 {
238 PWMEnable ( ) ;
239 t ran smit by te1=re c e i v ed by t e s [ 1 ] ;
240 t ran smit by te2=re c e i v ed by t e s [ 2 ] ;
241 }
242 else i f ( r e c e i v ed by t e s [0]==VOLTAGE INCOMMAND) //Read back inpu t
v o l t a g e
243 {
244 #i f d e f DEBUG
245 SEND STRING( ”Reading back vo l tage ” ) ;
246 SEND STRING( ”\n\ r ” ) ;
247 #end i f
248 vin=ADCReadValue (VIN MUX, parameter ) ;
249 t ran smit by te1=(vin>>8) ; // h i gher order b i t s
250 t ran smit by te2=(unsigned char ) v in ;
251 #i f d e f DEBUG
252 SENDDATA(” t ran smit by te1 : ” , t ran smit by te1 ) ;
253 SENDDATA(” t ran smit by te2 : ” , t ran smit by te2 ) ;
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254 SENDDATA(” read input vo l tage : ” , v in ) ;
255 SEND STRING( ”\n\ r ” ) ;
256 #end i f
257 }
258
259 else i f ( r e c e i v ed by t e s [0]==PINGCOMMAND) //Pinged by master , respond
260 {
261 t ran smit by te1=0;
262 t ran smit by te2=0;
263 }
264
265 else i f ( r e c e i v ed by t e s [0]==BYPASS ENABLECOMMAND) //Bypass , shut o f f
conver te r comp l e te l y
266 {
267 PWMDisable ( ) ;
268 }
269 else i f ( r e c e i v ed by t e s [0]==BYPASSDISABLECOMMAND) // Di sab l e bypass
270 {
271 PWMDisable ( ) ;
272 // s t a t u s b y t e=STATUS BYTE BYPASS;
273 }
274
275 else
276 {
277 SEND STRING( ”Unknown message r e c e i v ed ” ) ;
278 SEND STRING( ”\n\ r ” ) ;
279 t ran smit by te1=255;
280 t ran smit by te2=255;
281 return 0 ;
282 }
283
284 #i f d e f DEBUG
285 SEND STRING(”Sending back data” ) ;
286 SEND STRING(”\n\ r ” ) ;
287 #end i f
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288 USI TWI Transmit Byte ( r e c e i v ed by t e s [ 0 ] ) ;
289 USI TWI Transmit Byte ( t ran smit by te1 ) ;
290 USI TWI Transmit Byte ( t ran smit by te2 ) ;
291 USI TWI Transmit Byte ( r e c e i v ed by t e s [ 0 ] ) ;
292 USI TWI Transmit Byte ( t ran smit by te1 ) ;
293 USI TWI Transmit Byte ( t ran smit by te2 ) ;
294 return 1 ;
295 }
296 //Flush TWI Buffers ( ) ;
297 return 0 ;
298
299 }
300
301 #endif
302
303 void MPPTTrack(void )
304 {
305 // unsigned i n t vou t o l d ;
306 vout=ADCReadValue(VOUTMUX,VOUTREADINGS) ;
307 vout o ld=vout ∗ 0 . 9 ;
308 signed char d i r e c t i o n =1;
309 PWMWriteDuty(500) ;
310 PWMWriteFrequency (200) ;
311 delayms (5000) ;
312 for ( ; ; )
313 {
314 vout=ADCReadValue (VOUTMUX,VOUTREADINGS) ;
315
316 i f ( vout <= vout o ld ) // i f the new vo l t a g e we measure i t sma l l e r than
o l d one , we ’ re going the wrong way .
317 {
318 d i r e c t i o n=−d i r e c t i o n ; //change d i r e c t i o n
319 }
320 vout o ld=vout ;
321 PWMWriteDuty(PWMReadDuty( )+6∗ d i r e c t i o n ) ;
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322 delayms (1) ;
323 }
324 }
Listing I.2: solar code/mppt.h
1 #ifndef MPPT H
2 #define MPPT H
3
4 #include <avr / i o . h>
5 #include <u t i l / de lay . h>
6 //#inc l ud e <s t d l i b . h>
7 #include <avr / in t e r rup t . h>
8 #include <avr /pgmspace . h>
9 #include <avr /eeprom . h>
10 #include <avr / s l e ep . h>
11 #include <avr /wdt . h>
12 #include ”USI UART TINY861 nopb3 . h”
13 //#inc l ud e ”USART. h”
14 #include ”AVR035. h”
15 #include ”ADC. h”
16 #include ”PWM. h”
17 //===============================================================
18 // PINOUT
19 //
20 //PB0 SDA ( I2C)
21 //PB1 12VENABLED ( d i g i t a l i npu t t ha t i s h igh when 12V i s on , and conver ter
shou l d be bypassed , en ter s l e e p mode)
22 //PB2 SCL ( I2C)
23 //PB3 PWM ( dr i v e buck , t h i s i s OC1B)
24 //PB4 CLK BAR ( f o r dickson charge pump)
25 //PB5 CLK ( f o r dickson charge pump)
26 //PB6 DISB ( f o r d i s a b l i n g buck chip )
27 //PB7 RESET BAR ( charged through RC c i r c u i t )
28
29 //PA0 VL ( low s i d e o f i nduc tor averaged sample )
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30 //PA1 VH ( high s i d e o f i nduc tor averaged sample )
31 //PA2 Empty
32 //PA3 AREF ( decoup led wi th capac i t o r )
33 //PA4 SMOD ( turn o f f bottom swi tch always , use i n t e g r a t e d diode only ) s e t to
high to run sync . r e c t .
34 //PA5 VPV ( inpu t v o l t a g e )
35 //PA6 Empty
36 //PA7 Empty
37
38 ////////////////////////////////////////////////////////////////////////
39 //DEBUG STATEMENTS
40 ////////////////////////////////////////////////////////////////////////
41 //#de f i n e UARTDEBUG 1
42 //#de f i n e DEBUG 1
43 #undef DEBUG //remember to s low i2c communication i f you do t h i s !
44 // only one o f I2C and UART can be de f i ned at the same time
45 #define I2C 1
46 #define UART 1
47 #define BOARDREV1 1
48 ////////////////////////////////////////////////////////////////////////
49 //UART
50 ////////////////////////////////////////////////////////////////////////
51 #ifde f UART
52 #include ”BBUART. h”
53 #include ”BBUARTasm. h”
54 //#inc l ud e ”USI UART TINY861 nopb3 . h”
55 #endif
56
57 #ifde f I2C
58 #include ”USI TWI Slave t iny861 . h”
59 #endif
60 ////////////////////////////////////////////////////////////////////////
61 //Sampling Constants
62 ////////////////////////////////////////////////////////////////////////
63 #define IOUT READINGS 256
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64 #define IIN READINGS 256
65 #define VOUTREADINGS 256
66 #define VIN READINGS 1
67 ////////////////////////////////////////////////////////////////////////
68 //EEPROM Locat ions
69 ////////////////////////////////////////////////////////////////////////
70 #define EEPROM CHIP ID 5
71 #define EEPROM CAN ID 6
72 #define EEPROM I2CADDRESS 7
73 #define EEPROMM 8
74 #define EEPROMREV 9
75 ////////////////////////////////////////////////////////////////////////
76 // Sensing and ADC Se t t i n g s
77 ////////////////////////////////////////////////////////////////////////
78 #define VOUT DIVIDER 11 //100 k and 10k r e s i s t o r
79 #define VIN DIVIDER 11
80 #define VOUTMUX 0 //VOUT i s sampled on PA0, which i s ADC0
81 #define VIN MUX 6 //VIN i s sampled on PA7, which i s ADC6s
82 #define VLMUX 0 // Inductor VL i s sampled by PA0, which i s ADC0
83 #define VHMUX 1 // Inductor VH i s sampled by PA1, which i s ADC1
84 #define VREF 2.54
85 #define ADCCENTER 512
86 #define ADCMAX 1024
87 #define TIMEOUTMAX 1000
88 #define ERRORBYTE 0xFF
89 #define PACKET SIZE 6
90 #define MAXLOOPCOUNT 6000 //we pause f o r 1 ms in main loop , so 2000 w i l l
correspond to rough l y 2 seconds
91 #define DUTYCOMMAND 1
92 #define VOLTAGECOMMAND 2
93 #define CURRENTCOMMAND 3
94 #define ENABLECONVERTER 4
95 #define CLEARBUFFERCOMMAND 5
96 #define VOLTAGE INCOMMAND 6
97 #define BYPASS ENABLECOMMAND 7
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98 #define BYPASS DISABLECOMMAND 8
99 #define PINGCOMMAND 9
100 #define STATUS BYTE STARTUP 0
101 #define STATUS BYTE MPPT 1
102 #define STATUS BYTE BYPASS 2
103 // ex tern unsigned char s t a t u s b y t e ;
104 unsigned char ch ip i d r e ad ;
105 unsigned char r ev read ;
106 unsigned char i 2 c add r e s s ;
107 unsigned char myI2Caddress ;
108 unsigned long vout ;
109 unsigned long vout o ld ;
110 unsigned long vin ;
111 unsigned long vout ad ju s t ed ;
112 unsigned long v in ad ju s t ed ;
113 unsigned long i i n ;
114 unsigned long i ou t ;
115 double i o u t o l d ;
116 void MPPTInit (void ) ;
117 void MPPTTrack(void ) ;
118 unsigned int I2CRead(void ) ;
119 void I2CWrite (void ) ;
120
121 #ifde f UART
122 #define SEND STRING BBUART Transmit String //Let us change to o ther s t r i n g
sending func t i on at a l a t e r time .
123 #define SENDDATA BBUART Transmit Data
124 #else
125 #define SEND STRING Empty Transmit String //Let us change to o ther s t r i n g
sending func t i on at a l a t e r time .
126 #define SENDDATA Empty Transmit Data
127 #endif
128
129 #endif
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Listing I.3: solar code/ADC.c
1 #include ”ADC. h”
2
3 volat i l e unsigned int adcvalue =0;
4 // v o l a t i l e unsigned i n t adccomplete =0;
5
6 void ADCInit (void )
7 {
8
9 //PA0 i s induc tor high s ide , PA1 i s induc tor low s i d e .
10 // see page 157 o f da tashee t f o r c l o c k pre−s c a l e r .
11 ADCSRA |= (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0) ; // Set ADC pre s ca l e r to
8 − 125KHz sample ra te @ 1 MHz c l o c k f requency . We need ADC frequency to
be no h i gher than 200 kHz f o r 10 b i t p r e c i s i on
12 //1 1 0 g i v e s a 64 d i v i s i o n f a c t o r from c l o c k f requency , g i v i n g 125 kHz on a 8
MHz c l o c k
13 //ADMUX |= (0 << REFS2) | (1 <<REFS1) | (0 << REFS0) ; // Set ADC re f e r ence to
1.1V. s
14 ADMUX |= (1 <<REFS1) | (1 << REFS0) ; // Set ADC re f e r ence to 2.54V wi th
e x t e rna l bypass cap , see page 154 o f da tashee t
15 ADCSRB |= (1 << REFS2) ;
16
17 //ADMUX |= (1 << ADLAR) ; // Le f t ad j u s t ADC r e s u l t to a l l ow easy 8 b i t reading
18
19 // No MUX va l u e s needed to be changed to use ADC0, l ook up on page 257 in
da tashee t i f o ther ADC channel s shou l d be sampled
20
21 //ADCSRA |= (1 << ADFR) ; // Set ADC to Free−Running Mode
22 //ADCSRA |= (1 << ADEN) ; // Enable ADC
23 //ADCSRA |= (1 << ADIE) ; // Enable ADC In t e r rup t
24
25
26 }
27
28 void ADCSetMux(char Bitmask )
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29 {
30 //Only a p p l i e s to s i n g l e−ended convers ion , when the lower f our b i t s s e t the
mux inpu t
31 ADMUX &= 0xF0 ; // t h i s w i l l c l e a r the lower f our b i t s o f ADMUX, whi l e keeping
the top f our the same
32 CLEARBIT(ADCSRB,MUX5) ;
33 CLEARBIT(ADMUX,MUX4) ;
34 ADMUX |= Bitmask ;
35
36 }
37
38 void ADCSetMuxDifferential ( )
39 {
40 //ADMUX &= 0xF0 ; // t h i s w i l l c l e a r the lower f our b i t s o f ADMUX, whi l e keeping
the top f our the same
41 // se tup f o r PA1 be ing p o s i t i v e d i f f e r e n t i a l input , and PA0 be ing nega t i v e
d i f f e r e n t i a l i npu t . See t a b l e on page 156 o f da tashee t .
42 //MUX5. . 0 100010
43 //VH i s PA1 and VL i s PA0, so measure PA1−PA0 d i f f e r e n t i a l l y
44
45
46 SETBIT(ADCSRB, MUX5) ;
47 CLEARBIT(ADMUX, MUX4) ;
48 CLEARBIT(ADMUX, MUX3) ;
49 CLEARBIT(ADMUX, MUX2) ;
50 SETBIT(ADMUX, MUX1) ;
51 CLEARBIT(ADMUX, MUX0) ;
52
53 /∗
54 SETBIT(ADCSRB, MUX5) ;
55 CLEARBIT(ADMUX, MUX4) ;
56 CLEARBIT(ADMUX, MUX3) ;
57 SETBIT(ADMUX, MUX2) ;
58 CLEARBIT(ADMUX, MUX1) ;
59 CLEARBIT(ADMUX, MUX0) ;
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60 ∗/
61
62
63 // se tup a gain o f 32x
64 SETBIT(ADCSRB, GSEL) ;
65 //SETBIT(ADCSRB, BIN) ;
66 }
67
68 unsigned int ADCSample(void )
69 {
70
71 ADCSRA |= (1 << ADSC) ; // S ta r t A2D Conversions
72 while (CHECKBIT(ADCSRA, ADSC) ) //ADSC w i l l go zero when convers ion i s complete
.
73 {}
74 unsigned int temp ;
75 temp=ADCL;
76 temp += (ADCH<<8) ;
77 return temp ;
78
79 }
80
81 //Unsigned long i s 2ˆ32 , which i s very l a r g e . Maximum reading i s 1024=2ˆ10. So
we can take 2ˆ21 read ings w i thou t problems
82 //Readings i s the number o f reading we would l i k e to sum , don ’ t make t h i s
l a r g e r than 2ˆ21=2097152 , to ensure t ha t i t doesn ’ t over f l ow
83 unsigned long ADCReadValueDifferential (unsigned int r ead ings )
84 {
85 ADCSetMuxDifferential ( ) ;
86 unsigned long var sum=0;
87 unsigned int count=0;
88 SETBIT(ADCSRA, ADEN) ;
89 while ( count<r ead ings )
90 {
91 //ADCSample( ) ;
– 277 –
Microcontroller C Code for Distributed MPPT
92 var sum=var sum+(long )ADCSample ( ) ; //must do a type ca s t to make sure
the r e s u l t i s long
93 count++;
94 }
95 CLEARBIT(ADCSRA, ADEN) ;
96 return var sum ;
97
98 }
99
100 //Readings i s the number o f reading we would l i k e to sum , don ’ t make t h i s
l a r g e r than 2ˆ21=2097152 , to ensure t ha t i t doesn ’ t over f l ow
101 unsigned long ADCReadValue (char muxvalue , unsigned int r ead ings )
102 {
103 ADCSetMux(muxvalue ) ;
104 unsigned long var sum=0;
105 unsigned int count=0;
106 SETBIT(ADCSRA, ADEN) ;
107 while ( count<r ead ings )
108 {
109 var sum=var sum+(long )ADCSample ( ) ;
110 count++;
111 }
112 CLEARBIT(ADCSRA, ADEN) ;
113 return var sum ;
114
115 }
Listing I.4: solar code/ADC.h
1 #ifndef ADC H
2 #define ADC H
3
4 #include <avr / i o . h>
5 #include <avr / in t e r rup t . h>
6 #include ”mppt . h”
7
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8 void ADCInit (void ) ;
9 void ADCSetMux(char Bitmask ) ;
10 void ADCSetMuxDifferential (void ) ;
11 unsigned int ADCSample(void ) ;
12 unsigned long ADCReadValue (char , unsigned int ) ;
13 unsigned long ADCReadValueDifferential (unsigned int ) ;
14
15
16
17 #endif
Listing I.5: solar code/PWM.c
1 #include ”PWM. h”
2 void PWMInit(void )
3 {
4 //////////////////////////////////////////
5 // We want to se tup the PLL to ge t a 64 MHz PWM clock , which w i l l g i v e us 10−
b i t PWM re s o l u t i o n
6 //////////////////////////////////////////
7 //Setup PWMH and PWML as output pins
8 SETBIT(PWMPORTDDR, PWML1) ;
9 // Star tup wi th ga te d r i v e r d i s a b l e d .
10 CLEARBIT(PWMPORT, PWMSHUTDOWN) ; //remember , a c t i v e low in t h i s implementat ion
11 //Enable PLL, page 89 o f 861 da tashee t
12 CLEARBIT(PLLCSR, LSM) ; //Do not run in low−speed mode (32MHz)
13 SETBIT(PLLCSR, PLLE) ; //Enable the PLL
14 //Wait 100 us f o r PLL to s t a b i l i z e
15 d e l ay u s (100) ;
16 // Po l l the PLOCK b i t u n t i l i t i s s e t
17 while (CHECKBIT(PLLCSR, PLOCK)==0) {} ; //Hang out u n t i l PLOCK i s s e t
18 // Set the PCKE b i t in the PLLCSR r e g i s t e r which enab l e s the asynchronous mode
19 SETBIT(PLLCSR, PCKE) ; //Run in asynchronous mode , which i s running from PLL
c l o c k (64 MHz)
20 //Setup pre−s c a l e r . Run at f u l l speed , which i s 0001 f o r the TCCR1B b i t s . See
page 90 f o r t a b l e .
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21 //TCCR2B i s i n i t i a l i z e d to 0
22 CLEARBIT(TCCR1B, CS13 ) ;
23 CLEARBIT(TCCR1B, CS12 ) ;
24 CLEARBIT(TCCR1B, CS11 ) ;
25 SETBIT(TCCR1B, CS10 ) ;
26 //Setup compare output mode to f a s t pwm mode . OC1B i s PWML1. TCCR1C=Timer/
Counter Contro l Reg i s t e r 1 . See page 113 in da tashee t
27 //Not using top mosfet : Page 115 , t a b l e 16−12
28 //This combo w i l l c l e a r OC1B on compare match , which makes D be ing the time
when top sw i tch i s on .
29 CLEARBIT(TCCR1A, COM1B0) ;
30 SETBIT(TCCR1A, COM1B1) ;
31 //WGM11. . 1 0 i s s e t to 00 as d e f au l t , which corresponds to f a s t pwm, so no need
to change t h i s in TCCR1D
32 CLEARBIT(TCCR1D, WGM11) ;
33 CLEARBIT(TCCR1D, WGM10) ;
34 //TOP i s s t o r ed in OCR1C, and max va lue i s 1024. Must do a 10− b i t opera t i on .
35 int top va lue=TIMER1 TOP;
36 TC1H=(top value>>8) ;
37 OCR1C=(unsigned char ) top va lue ;
38 //OCR1C=255;
39 }
40
41 void PWMEnable(void )
42 {
43 //Enable PWM mode based on comparator OCR1D, new f o r ATtiny861
44 SETBIT(TCCR1A, PWM1B) ;
45 SETBIT(PWMPORT, PWMSHUTDOWN) ; // a c t i v e low , so s e t t i n g i t w i l l enab l e pwm
46 }
47
48 void PWMDisable (void )
49 {
50 CLEARBIT(TCCR1A, PWM1B) ; //Shut o f f PWM c l o c k
51 CLEARBIT(PWMPORT, PWMSHUTDOWN) ; // Di sab l e ga te d r i v e chip
52 CLEARBIT(PWMPORT, PWML1) ; // Set PWML1 low
– 280 –
53 }
54
55 unsigned int PWMReadDuty(void )
56 {
57 //From page 111 on data sh e e t . TC1H i s shared MSB r e g i s t e r f o r top 2 b i t s
58 double duty re tu rn=0;
59 unsigned duty ;
60 duty=DUTYCOUNT;
61 duty |= ( (unsigned int )TC1H << 8) ;
62 unsigned int top count=OCR1C;
63 top count |= ( (unsigned int )TC1H << 8) ; // top count now ho l ds the 10− b i t va l ue
t ha t i s in OCR1C
64 duty re tu rn = duty ∗1024.0/ top count ;
65 return (unsigned int ) du ty re tu rn ;
66 }
67 // s e t the PWM va lue from 0 to 1024 and s c a l e such tha t when the counter va l ue
i s l e s s than 1024 , we keep the r a t i o the same
68 void PWMWriteDuty(unsigned int duty )
69 {
70
71 //From page 112 on data sh e e t . TC1H i s shared MSB r e g i s t e r f o r top 2 b i t s
72 unsigned int top count=OCR1C;
73 top count |= ( (unsigned int )TC1H << 8) ; // top count now ho l ds the 10− b i t va l ue
t ha t i s in OCR1C
74 double new duty=0;
75 new duty=duty /1024.0∗ top count ;
76 //USI UART Transmit Data (”new duty : ” , new duty ) ;
77 // unsigned i n t new duty=31;
78 TC1H=((unsigned int ) new duty>>8) ;
79 DUTYCOUNT=(unsigned char ) new duty ;
80 }
81
82
83 void PWMWriteFrequency (unsigned int f r e q )
84 {
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85 // Set OCR1C to correspon t to f requency , which i s g i ven in kHz . OCR1C i s a 10−
b i t r e g i s t e r , so the minimum frequency i s 62.5 kHz
86 unsigned int old duty=PWMReadDuty( ) ;
87 unsigned int top va lue=F PLL/1000.0/ f r eq ;
88 TC1H=(top value>>8) ;
89 OCR1C=(unsigned char ) top va lue ;
90 //Ensure t ha t duty cy c l e s t a y s the same a f t e r we change the f requency
91 PWMWriteDuty( o ld duty ) ;
92 }
93
94 unsigned int PWMReadFrequency(void )
95 {
96 unsigned int f r e q=OCR1C;
97 f r eq |= ( (unsigned int )TC1H << 8) ;
98 return f r e q ;
99
100 }
Listing I.6: solar code/PWM.h
1 #ifndef PWMH
2 #define PWMH
3
4 #include <avr / in t e r rup t . h>
5 #include ”mppt . h”
6
7 #define PWMPORTDDR DDRB
8 #define PWMPORT PORTB
9 #define PWML1 3
10 //#de f i n e PWMH1 4
11 #define PWMSHUTDOWN 6 // a c t i v e low shutdown pin
12 #define DUTYCOUNT OCR1B
13 #define DUTYMAX 0.99∗TIMER1 TOP
14 #define DUTYMIN 0.01∗TIMER1 TOP
15 #define F PLL 64000000 //Run at 6.4 MHz f o r 8 b i t p r e c i s i on when sw i t c h i n g at
25 kHZ
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16 #define TIMER1 TOP F PLL/FS //Maximum i s 1024 , s ince we are doing 10− b i t duty
cy c l e acces s . For 64MHz PLL, and FS=250k , g e t 256 , which i s 8− b i t
p r e c i s i on
17 #define FS 250000 //Converter sw i t c h i n g f requency , change here .
18 void PWMInit(void ) ;
19 void PWMEnable(void ) ;
20 void PWMDisable (void ) ;
21 unsigned int PWMReadDuty(void ) ;
22 void PWMWriteDuty(unsigned int ) ;
23 void PWMWriteFrequency (unsigned int ) ;
24 unsigned int PWMReadFrequency(void ) ;
25
26 #endif
Listing I.7: solar code/BBUART.c
1 #include <avr / i o . h>
2 #include <u t i l / de lay . h>
3 #include ”BBUART. h”
4 #include ”BBUARTasm. h”
5
6
7 // ex tern void putchar ( void ) ;
8 extern void putchar ( u in t 8 t byte ) ;
9 void BBUART Transmit String( const char St r ingPt r [ ] )
10 {
11 while (∗ St r ingPt r != 0x00 )
12 {
13 //BBUART Transmit Byte (∗ Str ingPtr ) ;
14 putchar (∗ St r ingPt r ) ;
15 S t r ingPt r++;
16 }
17 }
18
19 void BBUART Transmit Byte (unsigned char data )
20 {
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21 putchar ( data ) ;
22 }
23
24 void BBUART Transmit Data( const char St r ingPt r [ ] , unsigned long data )
25 {
26 char da t a s t r i n g [ 1 0 ] ;
27 l t oa ( data , d a t a s t r i n g , 10 ) ;
28 // d t o s t r f ( data , 5 , 4 , d a t a s t r i n g ) ;
29 BBUART Transmit String ( S t r ingPt r ) ;
30 BBUART Transmit String ( da t a s t r i n g ) ;
31 }
Listing I.8: solar code/BBUART.h
1 #ifndef BBUARTH
2 #define BBUARTH
3
4 #include <avr / i o . h>
5 #include <s t d l i b . h>
6 #include ”mppt . h”
7
8 // ex tern void putchar ( u i n t 8 t by te ) ;
9 void BBUART Transmit String( const char St r ingPt r [ ] ) ;
10 void BBUART Transmit Byte (unsigned char data ) ;
11 void BBUART Transmit Data( const char [ ] , unsigned long ) ;
12
13 #endif
Listing I.9: solar code/BBUARTasm.h
1 #ifde f ASSEMBLER
2
3 # define b i t cn t r31
4 # define temp r30
5 # define Txbyte r24 // even though r25 i s the f i r s t parameter passed , i f i t
’ s an 8− b i t one , i t ’ s s t o r ed in r24
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67 #else /∗ !ASSEMBLER ∗/
8
9 #include <s t d in t . h>
10
11
12 #endif /∗ ASSEMBLER ∗/
13
14 //BBUART Transmit String ( const char [ ] ) ;
15 //BBUART Transmit Byte ( unsigned char ) ;
Listing I.10: solar code/USI TWI Slave tiny861.c
1 //Adapted from Atmel AppNote AVR312, wi th s p e c i f i c changes to accommodate the
ATtiny861 micro by Robert Pilawa
2 //#inc l ud e <i oavr . h>
3 //#inc l ud e <inavr . h>
4 #include ”USI TWI Slave t iny861 . h”
5
6 /∗ ! S t a t i c Var i ab l e s
7 ∗/
8
9 static unsigned char TWI slaveAddress ;
10 static volat i l e unsigned char USI TWI Overflow State ;
11
12
13 /∗ ! Local v a r i a b l e s
14 ∗/
15 static u in t 8 t TWI RxBuf [TWI RX BUFFER SIZE ] ;
16 static volat i l e u in t 8 t TWI RxHead ;
17 static volat i l e u in t 8 t TWI RxTail ;
18
19 static u in t 8 t TWI TxBuf [TWI TX BUFFER SIZE ] ;
20 static volat i l e u in t 8 t TWI TxHead ;
21 static volat i l e u in t 8 t TWI TxTail ;
22
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23 /∗ ! \ b r i e f F lushes the TWI bu f f e r s
24 ∗/
25 void Flush TWI Buffers (void )
26 {
27 TWI RxTail = 0 ;
28 TWI RxHead = 0 ;
29 TWI TxTail = 0 ;
30 TWI TxHead = 0 ;
31 }
32
33 //∗∗∗∗∗∗∗∗∗∗ USI TWI f unc t i on s ∗∗∗∗∗∗∗∗∗∗//
34
35 /∗ ! \ b r i e f
36 ∗ I n i t i a l i s e USI f o r TWI S lave mode .
37 ∗/
38 void USI TWI S l av e I n i t i a l i s e ( unsigned char TWI ownAddress )
39 {
40 Flush TWI Buffers ( ) ;
41
42 TWI slaveAddress = TWI ownAddress ;
43
44 PORT USI |= (1<<PORT USI SCL) ; // Set SCL
high
45 PORT USI |= (1<<PORT USI SDA) ; // Set SDA
high
46 DDR USI |= (1<<PORT USI SCL) ; // Set SCL
as output
47 //DDR USI &= ˜(1<<PORT USI SCL) ; // Set SCL
as input , p i lawa
48 DDR USI &= ˜(1<<PORT USI SDA) ; // Set SDA
as inpu t
49 USICR = (1<<USISIE) |(0<<USIOIE) | // Enable
S ta r t Condition In t e r rup t . D i sab l e Overf low In t e r rup t .
50 (1<<USIWM1) |(0<<USIWM0) | // Set USI
in Two−wire mode . No USI Counter over f l ow pr i o r
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51 // to f i r s t
S t a r t
Condition
(
p o t e n t a i l
f a i l u r e
)
52 (1<<USICS1) |(0<<USICS0) |(0<<USICLK) | // S h i f t
Reg i s t e r Clock Source = Externa l , p o s i t i v e edge
53 (0<<USITC) ;
54 USISR = 0xF0 ; // Clear a l l
f l a g s and r e s e t over f l ow counter
55 }
56
57
58 /∗ ! \ b r i e f Puts data in the t ransmi ss i on bu f f e r , Waits i f b u f f e r i s f u l l .
59 ∗/
60 void USI TWI Transmit Byte ( unsigned char data )
61 {
62 unsigned char tmphead ;
63
64 tmphead = ( TWI TxHead + 1 ) & TWI TX BUFFER MASK; // Ca l cu l a te
b u f f e r index .
65 while ( tmphead == TWI TxTail ) ; // Wait f o r
f r e e space in b u f f e r .
66 TWI TxBuf [ tmphead ] = data ; // Store data
in b u f f e r .
67 TWI TxHead = tmphead ; // Store new
index .
68 }
69
70 /∗ ! \ b r i e f Returns a by te from the r e c e i v e b u f f e r . Waits i f b u f f e r i s empty .
71 ∗/
72 unsigned char USI TWI Receive Byte ( void )
73 {
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74 unsigned char tmptai l ;
75 unsigned char tmpRxTail ; // Temporary
v a r i a b l e to s t o r e v o l a t i l e
76 tmpRxTail = TWI RxTail ; // Not necessary
, but preven ts warnings
77 while ( TWI RxHead == tmpRxTail ) ;
78 tmptai l = ( TWI RxTail + 1 ) & TWI RX BUFFERMASK; // Ca l cu l a te
b u f f e r index
79 TWI RxTail = tmptai l ; // Store new
index
80 return TWI RxBuf [ tmptai l ] ; // Return data
from the b u f f e r .
81 }
82
83 /∗ ! \ b r i e f Check i f there i s data in the r e c e i v e b u f f e r .
84 ∗/
85 unsigned char USI TWI Data In Receive Buffer ( void )
86 {
87 unsigned char tmpRxTail ; // Temporary v a r i a b l e
to s t o r e v o l a t i l e
88 tmpRxTail = TWI RxTail ; // Not necessary , but
preven ts warnings
89 return ( TWI RxHead != tmpRxTail ) ; // Return 0 (FALSE) i f
the r e c e i v e b u f f e r i s empty .
90 }
91
92 /∗ ! \ b r i e f Usi s t a r t cond i t i on ISR
93 ∗ Detec t s the USI TWI S ta r t Condition and i n t i a l i s e s the USI
94 ∗ f o r r e c ep t i on o f the ”TWI Address ” packe t .
95 ∗/
96
97 //#pragma vec t o r=USI START VECTOR
98 // i n t e r r u p t void USI Start Condi t ion ISR ( void )
99 ISR(USI START VECTOR)
100 {
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101 unsigned char tmpUSISR; //
Temporary v a r i a b l e to s t o r e v o l a t i l e
102 tmpUSISR = USISR; // Not
necessary , but preven ts warnings
103 // Set d e f a u l t s t a r t i n g cond i t i on s f o r new TWI package
104 unsigned t imeout counter =0;
105 USI TWI Overflow State = USI SLAVE CHECK ADDRESS;
106 DDR USI &= ˜(1<<PORT USI SDA) ; // Set SDA
as inpu t
107 // wh i l e ( (PIN USI & (1<<PORT USI SCL) ) & ! ( tmpUSISR & (1<<USIPF) ) ) ;
// Wait f o r SCL to go low to ensure the ” S ta r t Condition ” has
completed .
108 // pi lawa , i f somehow SCL s tay s high b e f o r e we are ab l e to d e t e c t t h i s ,
we may wai t here f orever , no?
109 while ( (PIN USI & (1<<PORT USI SCL) ) & ! ( tmpUSISR & (1<<USIPF) ) && (
t imeout counter < 254) )
110 {
111 t imeout counter++; // Wait f o r SCL to go low to ensure the ”
S ta r t Condition ” has completed . p i lawa added
t imeou t counter to see i f i t h e l p s wi th f r e e z i n g in code .
doesn ’ t seem to be i t .
112 }
// I f a Stop cond i t i on a r i s e s then l e a v e the i n t e r r u p t to
preven t wa i t i ng f o r e v e r .
113 USICR = (1<<USISIE) |(1<<USIOIE) | // Enable
Overf low and S ta r t Condition In t e r rup t . (Keep StartCondInt to d e t e c t
RESTART)
114 (1<<USIWM1) |(1<<USIWM0) | // Set USI
in Two−wire mode .
115 //(1<<USIWM1) |(0<<USIWM0) |
// Set USI in Two−
wire mode . pi lawa , page 133 , don ’ t ho ld SCL low
when a counter over f l ow happens . This l ead to
only address be ing r e c e i v ed
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116 (1<<USICS1) |(0<<USICS0) |(0<<USICLK) | // S h i f t
Reg i s t e r Clock Source = Externa l , p o s i t i v e edge
117 (0<<USITC) ;
118 USISR = (1<<USI START COND INT) |(1<<USIOIF) |(1<<USIPF) |(1<<USIDC) |
// Clear f l a g s
119 (0 x0<<USICNT0) ; // Set USI
to sample 8 b i t s i . e . count 16 ex t e rna l pin t o g g l e s .
120 }
121
122
123 /∗ ! \ b r i e f USI counter over f l ow ISR
124 ∗ Handels a l l the comunication . I s d i s a b l e d only when wai t i ng
125 ∗ f o r new S ta r t Condition .
126 ∗/
127 //#pragma vec t o r=USI OVERFLOWVECTOR
128 // i n t e r r u p t void USI Counter Overf low ISR ( void )
129 ISR(USI OVERFLOWVECTOR)
130 {
131 unsigned char tmpTxTail ; // Temporary v a r i a b l e s to s t o r e v o l a t i l e s
132 unsigned char tmpUSIDR;
133
134
135 switch ( USI TWI Overflow State )
136 {
137 // −−−−−−−−−− Address mode −−−−−−−−−−
138 // Check address and send ACK (and next USI SLAVE SEND DATA) i f OK, e l s e
r e s e t USI .
139 case USI SLAVE CHECK ADDRESS:
140 // i f ( (USIDR == 0) | | ( ( USIDR>>1 ) == TWI slaveAddress ) )
141 i f ( ( ( USIDR>>1 ) == TWI slaveAddress ) ) // pi lawa , removed UISDR == 0
check . This may have caused the code to hang .
142 {
143 i f ( USIDR & 0x01 )
144 USI TWI Overflow State = USI SLAVE SEND DATA; // pi lawa , i f d i r e c t i o n
b i t i s 1 , i t ’ s a read from the master .
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145 else
146 USI TWI Overflow State = USI SLAVE REQUEST DATA; // pi lawa , master
r e que s t s a wri te , t h a t ’ s why we acknowledge t ha t we go t the
r e que s t .
147 SET USI TO SEND ACK( ) ;
148 }
149 else
150 {
151 SET USI TO TWI START CONDITION MODE( ) ;
152 }
153 break ;
154
155 // −−−−− Master wr i t e data mode −−−−−−
156 // Check r ep l y and goto USI SLAVE SEND DATA i f OK, e l s e r e s e t USI .
157 case USI SLAVE CHECK REPLY FROM SEND DATA:
158 i f ( USIDR ) // I f NACK, the master does not want more data .
159 {
160 SET USI TO TWI START CONDITION MODE( ) ;
161 return ;
162 }
163 // From here we j u s t drop s t r a i g h t i n t o USI SLAVE SEND DATA i f the
master sen t an ACK
164
165 // Copy data from bu f f e r to USIDR and s e t USI to s h i f t by te . Next
USI SLAVE REQUEST REPLY FROM SEND DATA
166 case USI SLAVE SEND DATA:
167
168 // Get data from Buf f e r
169 tmpTxTail = TWI TxTail ; // Not necessary , but preven ts
warnings
170 i f ( TWI TxHead != tmpTxTail )
171 {
172 TWI TxTail = ( TWI TxTail + 1 ) & TWI TX BUFFERMASK;
173 USIDR = TWI TxBuf [ TWI TxTail ] ;
174 }
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175 else // I f the b u f f e r i s empty then :
176 {
177 SET USI TO TWI START CONDITION MODE( ) ;
178 return ;
179 }
180 USI TWI Overflow State = USI SLAVE REQUEST REPLY FROM SEND DATA;
181 SET USI TO SEND DATA( ) ;
182 break ;
183
184 // Set USI to sample r ep l y from master . Next
USI SLAVE CHECK REPLY FROM SEND DATA
185 case USI SLAVE REQUEST REPLY FROM SEND DATA:
186 USI TWI Overflow State = USI SLAVE CHECK REPLY FROM SEND DATA;
187 SET USI TO READ ACK( ) ;
188 break ;
189
190 // −−−−− Master read data mode −−−−−−
191 // Set USI to sample data from master . Next
USI SLAVE GET DATA AND SEND ACK.
192 case USI SLAVE REQUEST DATA:
193 USI TWI Overflow State = USI SLAVE GET DATA AND SEND ACK;
194 SET USI TO READ DATA( ) ;
195 break ;
196
197 // Copy data from USIDR and send ACK. Next USI SLAVE REQUEST DATA
198 case USI SLAVE GET DATA AND SEND ACK:
199 // Put data i n t o Buf f e r
200 tmpUSIDR = USIDR; // Not necessary , but preven ts warnings
201 TWI RxHead = ( TWI RxHead + 1 ) & TWI RX BUFFERMASK;
202 TWI RxBuf [TWI RxHead ] = tmpUSIDR;
203
204 USI TWI Overflow State = USI SLAVE REQUEST DATA;
205 SET USI TO SEND ACK( ) ;
206 break ;
207 }
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208 }
Listing I.11: solar code/USI TWI Slave tiny861.h
1 //Adapted from Atmel AppNote AVR312, wi th s p e c i f i c changes to accommodate the
ATtiny861 micro by Robert Pilawa
2 #include <avr / i o . h>
3 #include <avr / in t e r rup t . h>
4 #include ”mppt . h”
5
6
7 void Flush TWI Buffers (void ) ;
8 void USI TWI S l av e I n i t i a l i s e ( unsigned char ) ;
9 void USI TWI Transmit Byte ( unsigned char ) ;
10 unsigned char USI TWI Receive Byte ( void ) ;
11 unsigned char USI TWI Data In Receive Buffer ( void ) ;
12 void Timer In i t (void ) ;
13
14 #define TRUE 1
15 #define FALSE 0
16
17 typedef unsigned char u in t 8 t ;
18
19 //////////////////////////////////////////////////////////////////
20 ///////////////// Driver Bu f f e r De f i n i t i on s //////////////////////
21 //////////////////////////////////////////////////////////////////
22 // 1 ,2 ,4 ,8 ,16 ,32 ,64 ,128 or 256 by t e s are a l l owed b u f f e r s i z e s
23
24 #define TWI RX BUFFER SIZE (16)
25 #define TWI RX BUFFERMASK ( TWI RX BUFFER SIZE − 1 )
26
27 #i f ( TWI RX BUFFER SIZE & TWI RX BUFFERMASK )
28 #er r o r TWI RX bu f f e r s i z e i s not a power o f 2
29 #endif
30
31 // 1 ,2 ,4 ,8 ,16 ,32 ,64 ,128 or 256 by t e s are a l l owed b u f f e r s i z e s
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32
33 #define TWI TX BUFFER SIZE (16)
34 #define TWI TX BUFFER MASK ( TWI TX BUFFER SIZE − 1 )
35
36 #i f ( TWI TX BUFFER SIZE & TWI TX BUFFERMASK )
37 #er r o r TWI TX bu f f e r s i z e i s not a power o f 2
38 #endif
39
40
41
42 #define USI SLAVE CHECK ADDRESS (0 x00 )
43 #define USI SLAVE SEND DATA (0 x01 )
44 #define USI SLAVE REQUEST REPLY FROM SEND DATA (0 x02 )
45 #define USI SLAVE CHECK REPLY FROM SEND DATA (0 x03 )
46 #define USI SLAVE REQUEST DATA (0 x04 )
47 #define USI SLAVE GET DATA AND SEND ACK (0 x05 )
48
49
50 // ! Device dependent d e f i n e s
51 //added by pi lawa
52
53 //#i f de f i ned ( ATtiny261 ) | de f i ned ( ATtiny461 ) | de f i ned ( ATtiny861 )
54 #de f i n e DDR USI DDRB
55 #de f i n e PORT USI PORTB
56 #de f i n e PIN USI PINB
57 #de f i n e PORT USI SDA PORTB0
58 #de f i n e PORT USI SCL PORTB2
59 #de f i n e PIN USI SDA PINB0
60 #de f i n e PIN USI SCL PINB2
61 #de f i n e USI START COND INT USISIF
62 #de f i n e USI START VECTOR USI START vect
63 #de f i n e USI OVERFLOWVECTOR USI OVF vect
64 //#end i f
65
66
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67
68 // ! Functions implemented as macros
69 #define SET USI TO SEND ACK( )
\
70 {
\
71 USIDR = 0 ; /∗ Prepare
ACK ∗/ \
72 DDR USI |= (1<<PORT USI SDA) ; /∗ Set SDA
as output ∗/ \
73 USISR = (0<<USI START COND INT) |(1<<USIOIF) |(1<<USIPF) |(1<<USIDC) |
/∗ Clear a l l f l a g s , excep t S ta r t Cond ∗/ \
74 (0x0E<<USICNT0) ; /∗ s e t USI
counter to s h i f t 1 b i t . ∗/ \
75 }
76
77 #define SET USI TO READ ACK( )
\
78 {
\
79 DDR USI &= ˜(1<<PORT USI SDA) ; /∗ Set SDA
as i n tpu t ∗/ \
80 USIDR = 0 ; /∗ Prepare
ACK ∗/ \
81 USISR = (0<<USI START COND INT) |(1<<USIOIF) |(1<<USIPF) |(1<<USIDC) |
/∗ Clear a l l f l a g s , excep t S ta r t Cond ∗/ \
82 (0x0E<<USICNT0) ; /∗ s e t USI
counter to s h i f t 1 b i t . ∗/ \
83 }
84
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85 #define SET USI TO TWI START CONDITION MODE( )
\
86 {
\
87 USICR = (1<<USISIE) |(0<<USIOIE) | /∗ Enable S ta r t
Condition In t e r rup t . D i sab l e Overf low In t e r rup t . ∗/ \
88 (1<<USIWM1) |(0<<USIWM0) | /∗ Set USI in
Two−wire mode . No USI Counter over f l ow hold . ∗/ \
89 (1<<USICS1) |(0<<USICS0) |(0<<USICLK) | /∗ Sh i f t
Reg i s t e r Clock Source = Externa l , p o s i t i v e edge ∗/ \
90 (0<<USITC) ;
\
91 USISR = (0<<USI START COND INT) |(1<<USIOIF) |(1<<USIPF) |(1<<USIDC) | /∗
Clear a l l f l a g s , excep t S ta r t Cond ∗/ \
92 (0 x0<<USICNT0) ;
\
93 }
94
95 #define SET USI TO SEND DATA( )
\
96 {
\
97 DDR USI |= (1<<PORT USI SDA) ; /∗ Set SDA
as output ∗/ \
98 USISR = (0<<USI START COND INT) |(1<<USIOIF) |(1<<USIPF) |(1<<USIDC) |
/∗ Clear a l l f l a g s , excep t S ta r t Cond ∗/ \
99 (0 x0<<USICNT0) ; /∗ s e t USI
to s h i f t out 8 b i t s ∗/ \
100 }
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101
102 #define SET USI TO READ DATA( )
\
103 {
\
104 DDR USI &= ˜(1<<PORT USI SDA) ; /∗ Set SDA
as inpu t ∗/ \
105 USISR = (0<<USI START COND INT) |(1<<USIOIF) |(1<<USIPF) |(1<<USIDC) |
/∗ Clear a l l f l a g s , excep t S ta r t Cond ∗/ \
106 (0 x0<<USICNT0) ; /∗ s e t USI
to s h i f t out 8 b i t s ∗/ \
107 }
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Appendix J
Python Control Code for Distributed
MPPT
Listing J.1: solar code/mppt automatic shading patterns.py
1 #!/ bin /env python
2 #==========================================================================
3 # This f i l e automates the process o f cap tur ing var i ous shading pa t t e rn s
4 # I t f i r s t runs three separa te sweeps across each diode , i n s t r u c t i n g the user
5 # between each time to r e con f i gu r e the wires .
6 # i t then beg ins the f o l l ow i n g sweep f o r d e s i r ed degrees o f shading (0 ,25 , 50 ,
75 , 100%)
7 # repea t f o r each shading pa t te rn :
8 # i t runs an IV sweep across the e n t i r e panel , wi th MPPT bypassed
9 # This i s f o l l owed by a sweep o f load curren t wi th MPPTs running .
10 #==========================================================================
11
12 #==========================================================================
13 # IMPORTS
14 #==========================================================================
15 import sys
16 import time
17 import datet ime
18 #from aardvark32 . aardvark py import ∗
19 from aardvark64 . aardvark py import ∗
20 from array import array
21 from p i lawa in s t rument s import ∗
22 import os
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23 import glob
24 #==========================================================================
25 # CONSTANTS
26 #==========================================================================
27 #BUFFER SIZE = 2048
28 I2C BITRATE = 400
29 PORT = 0
30 ADDR1=21
31 ADDR2=22
32 ADDR3=23
33 ADDR4=24
34 PACKET LENGTH=6
35 CLEAR BUFFER MESSAGE=99
36 MAXRESENDS=3 #number o f t imes to resend an i2c message i f the count read i s
not co r r e c t
37 #READ DELAY=0.1 #minimum seems to be 0.05 to preven t hangups
38 READDELAY=0.1 #minimum seems to be 0.05 to preven t hangups
39 VOUT DIVIDER=(100+10) /10.0
40 VIN DIVIDER=(100+10) /10.0
41 VREF=2.54 #mic rocon t ro l l e r v r e f va l ue
42 ADCMAX=1024
43 #debug=True
44 DUTYCOMMAND=1
45 VOLTAGECOMMAND=2
46 CURRENTCOMMAND=3
47 ENABLECOMMAND=4
48 CLEARBUFFERCOMMAND = 5
49 VOLTAGE INCOMMAND = 6
50 BYPASS ENABLE COMMAND = 7
51 BYPASSDISABLECOMMAND = 8
52 PINGCOMMAND = 9
53 command string=(”NOCOMMAND” , ”DUTYCOMMAND” , ”VOLTAGECOMMAND” , ”CURRENTCOMMAND
” , ”ENABLECOMMAND” , ”CLEARBUFFERCOMMAND” , ”VOLTAGE INCOMMAND” , ”
BYPASS ENABLECOMMAND” , ”BYPASSDISABLECOMMAND” , ”PINGCOMMAND”)
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54 MPPT SWEEP STEP = 50 #how many s t ep s ( out o f 1000) do we take when we perform
MPPT sweep
55 MPPT STEP SIZE = 6 #how b i g are our MPPT s t ep s ( out o f 1000)
56 MPPTMAX ITERATIONS=20.0 #how many t imes do we c a l l the MPPT al gor i thm at each
curren l e v e l .
57 MPPTMAXPEAKOFFSET = 200.0 #not in use
58 MPPT PEAK OFFSET COEFFICIENT = MPPTMAXPEAKOFFSET/12000.0 #not in use
59 NUMREADS = 100 # number o f reads f o r the ADC on each sampl ing i n t e r v a l
60 DUTYMIN = 100 #minimum duty cy c l e
61 DUTYMAX = 990 #maximum duty cy c l e
62
63
64 #swi tch opera t i on cons tan ts
65 STARTVOLTAGE=45.0 #vo l t a g e to s t a r t the IV sweep at .
66 STOPVOLTAGE=0.0 #MUST HAVE THE .0 AT THE END!
67 NUMSTEPS=200.0 #how many s t ep s do we take , h i gher number w i l l g i v e b e t t e r
r e s o l u t i o n
68 FINISHTIME=2000 #i . e 20:00 hours , 8 pm f o r Americans .
69 NUMSTEPS CURRENT=10.0 #how many curren t va l u e s
70 STARTCURRENT=8 #what curren t do we s t a r t running at
71 STOPCURRENT=1 #what curren t do we s top at
72 # on Saleae l o g i c , s e t f o r 7− b i t address d i s p l a y only .
73
74 #==========================================================================
75 # CLASSES
76 #==========================================================================
77
78 class conver t e r :
79 def i n i t ( s e l f , handle , addr=1, duty=500 , numreads=10,debug=False ) :
80 s e l f . handle=handle
81 s e l f . addr=addr
82 s e l f . duty=duty
83 s e l f . numreads=numreads
84 s e l f . debug=debug
85 s e l f . d i r e c t i o n=1
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86 s e l f . vout=0
87 s e l f . vou t o ld=0
88 s e l f . pout o ld=0
89 s e l f . i ou t=0
90 s e l f . v in=0
91 s e l f . peaked=False
92
93 #s e l f . i n i t i a l i z e ( )
94
95 def sendMessage ( s e l f , command , parameter ) :
96 command byte=command
97 t ran smit by te 1=parameter>>8 #higher order b i t s
98 t ran smit by te 2=parameter & 0xFF
99 send ar ray=array ( ’B ’ , [ command byte , t ran smit by te 1 , t ran smit by te 2 ,
command byte , t ran smit by te 1 , t ran smit by te 2 ] )
100
101 i f s e l f . debug : print ” send ing command : %s send ar ray : %s to addr : %s ”
% ( command string [ command byte ] , send array , s e l f . addr )
102 count = aa i 2 c w r i t e ( s e l f . handle , s e l f . addr , AA I2C NO FLAGS ,
send ar ray )
103 i f ( count != ( l en ( send ar ray ) ) ) :
104 print ” e r r o r sending , addr : %s , command %s , r e c e i v e count : %d” % (
s e l f . addr , command string [ command byte ] , count )
105 return (0 ,0 )
106 i f s e l f . debug : print ” send count : %d” % count
107 time . s l e ep (READDELAY)
108 i f (command==CLEARBUFFERCOMMAND) :
109 return (1 ,1 )
110 ( count , data in ) = aa i 2 c r e ad ( s e l f . handle , s e l f . addr , AA I2C NO FLAGS
,PACKET LENGTH)
111 i f s e l f . debug : print ” data in : %s ” % data in
112 i f ( count != (PACKET LENGTH) ) :
113 print ” e r r o r r e c e i v i n g , addr : %s , command %s , r e c e i v e count : %d” %
( s e l f . addr , command string [ command byte ] , count )
114 return (0 ,0 )
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115 i f ( ( data in [ 0 ] == data in [ 3 ] ) and ( data in [ 1 ] == data in [ 4 ] ) and (
data in [ 2 ] == data in [ 5 ] ) ) :
116 value=data in [1]∗256+ data in [ 2 ]
117 return (1 , va lue )
118 return (0 ,0 )
119
120 def writeDuty ( s e l f , duty ) :
121 ( r e tu rn va lue , readback duty ) = s e l f . sendMessage (DUTYCOMMAND, duty )
122 i f ( r e t u rn va lu e == 1) and ( readback duty == duty ) :
123 s e l f . duty=duty # update i n t e r n a l duty i f message was s u c c e s s f u l
124 return 1 #to i n d i c a t e t ha t the command was execu ted proper l y
125 else :
126 print ”writeDuty e r r o r ”
127 return 0
128
129 def readVoltage ( s e l f , numreads ) :
130 ( r e tu rn va lue , v o l t ag e r e ad ) = s e l f . sendMessage (VOLTAGECOMMAND,
numreads )
131 i f r e t u rn va lu e !=1:
132 print ” readVoltage e r r o r ”
133 s e l f . vout=(vo l t ag e r e ad /numreads ) ∗VREF/ADCMAX∗VOUT DIVIDER
134 return s e l f . vout
135
136 def readInputVoltage ( s e l f , numreads ) :
137 ( r e tu rn va lue , v o l t ag e r e ad ) = s e l f . sendMessage (VOLTAGE INCOMMAND,
numreads )
138 i f r e t u rn va lu e !=1:
139 print ” readInputVoltage e r r o r ”
140 s e l f . v in=(vo l t ag e r e ad /numreads ) ∗VREF/ADCMAX∗VIN DIVIDER
141 return s e l f . v in
142
143
144 def readCurrent ( s e l f , numreads ) :
145 ( r e tu rn va lue , cu r r en t ) = s e l f . sendMessage (CURRENTCOMMAND, numreads )
146 i f r e t u rn va lu e !=1:
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147 print ” readCurrent e r r o r ”
148 s e l f . i ou t=cur ren t
149 return cu r r en t
150
151 def c l e a rBu f f e r ( s e l f ) :
152 s e l f . sendMessage (CLEARBUFFERCOMMAND, 0)
153
154 def ping ( s e l f ) :
155 return s e l f . sendMessage (PINGCOMMAND, 0)
156
157 def bypassEnable ( s e l f ) :
158 #s e l f . enab l e ( )
159 #s e l f . wri teDuty (1000)
160 #br ing a pin down
161 #se t the s l a v e s e l e c t pin low , t h i s w i l l turn on the pmos a t tached to
the 5V bus on separa te usb cab le , and power i s o l a t e d 5V supp l y to
ga te o f bypass mosfet
162 #aa gp i o s e t ( handle , 0)
163 s e l f . sendMessage (BYPASSENABLECOMMAND, 0)
164 a a gp i o s e t ( handle , 0)
165 time . s l e ep (READDELAY)
166
167 def bypassDisab le ( s e l f ) :
168 s e l f . sendMessage (BYPASSENABLECOMMAND, 0)
169 a a gp i o s e t ( handle , AA GPIO SS)
170 time . s l e ep (READDELAY)
171
172 def enab le ( s e l f ) :
173 ( r e tu rn va lue , readback enab le ) = s e l f . sendMessage (ENABLECOMMAND, 0)
174 i f ( r e t u rn va lu e == 1) :
175 return 1 #to i n d i c a t e t ha t the command was execu ted proper l y
176 else :
177 print ” enab le e r r o r ”
178 return 0
179
– 304 –
180
181 def MPPTrack ( s e l f , f , cu r r en t ) :
182 s e l f . readVoltage ( s e l f . numreads )
183 s e l f . readCurrent ( s e l f . numreads )
184 s e l f . readInputVoltage ( s e l f . numreads )
185 pout=s e l f . vout ∗1 .0
186 #header s t r i ng mppt=(”addr ” , ” time ” , ” vout ” , ” vin ” , ” duty ” , ” d i r e c t i o n
\n”)
187 timestamp = datet ime . datet ime . now ( )
188 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( s e l f . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , s e l f . vout ,
d e l im i t e r , s e l f . vin , d e l im i t e r , s e l f . duty , d e l im i t e r , s e l f .
d i r e c t i on , d e l im i t e r , cu r r en t ) )
189
190 #pout=s e l f . vout ∗ s e l f . i ou t
191 i f ( pout <= s e l f . pout o ld ) :
192 s e l f . d i r e c t i o n=−1∗ s e l f . d i r e c t i o n #change d i r e c t i o n i f we ’ re going
the wrong way
193 print ”addr : %s changed d i r e c t i o n ” % s e l f . addr
194 s e l f . pout o ld = pout #update pou t o l d wi th new va lue
195 newduty=s e l f . duty+s e l f . d i r e c t i o n ∗MPPT STEP SIZE
196 i f ( newduty > DUTYMIN) and ( newduty < DUTYMAX) :
197 s e l f . writeDuty ( newduty )
198
199 def MPPTSweep( s e l f , f , cu r r en t ) :
200 numreads=100
201 # i f conver te r . debug :
202 print ”MPPTSweep entered ”
203 s e l f . writeDuty (DUTYMIN)
204 s e l f . enab le ( )
205 time . s l e ep ( 0 . 5 )
206 vout=s e l f . readVoltage ( s e l f . numreads )
207 # iou t=s e l f . readCurrent ( numreads )
208 iou t=1
209 pout peak=vout∗ i ou t
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210 duty peak=s e l f . duty
211 while ( s e l f . duty < DUTYMAX) :
212 newduty=s e l f . duty + MPPT SWEEP STEP
213 s e l f . writeDuty ( newduty )
214 # i f s e l f . debug :
215
216 time . s l e ep ( . 0001 )
217 # time . s l e e p (1)
218 vout=s e l f . readVoltage ( s e l f . numreads )
219 vin=s e l f . readInputVoltage ( s e l f . numreads )
220 print ”Converter %s , wr i t ing duty : %s , vout : %s ” % ( s e l f . addr ,
newduty , vout )
221 timestamp = datet ime . datet ime . now ( )
222 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( s e l f . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , s e l f . vout ,
d e l im i t e r , s e l f . vin , d e l im i t e r , s e l f . duty , d e l im i t e r , s e l f
. d i r e c t i on , d e l im i t e r , cu r r en t ) )
223 #iou t=s e l f . readCurrent ( numreads )
224 iou t=1
225 pout=vout∗ i ou t
226 i f ( pout >= pout peak ) :
227 duty peak=s e l f . duty
228 pout peak=pout
229 else :
230 s e l f . writeDuty ( duty peak )
231 return
232 #conver ter . wri teDuty ( duty peak )
233
234
235 #==========================================================================
236 # FUNCTIONS
237 #==========================================================================
238
239 def MPPTrack ( converter , f , cu r r en t ) :
240 vout = conver t e r . readVoltage ( conver t e r . numreads )
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241 #conver ter . readCurrent ( conver te r . numreads )
242 adc cu r ren t = conver t e r . readCurrent ( conver t e r . numreads )
243 vin = conver t e r . readInputVoltage ( conver t e r . numreads )
244 pout = vout ∗1 .0
245 #header s t r i ng mppt=(”addr ” , ” time ” , ” vout ” , ” vin ” , ” duty ” , ” d i r e c t i o n \n”)
246 timestamp = datet ime . datet ime . now ( )
247 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( conver t e r . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , vout , d e l im i t e r , vin ,
d e l im i t e r , conver t e r . duty , d e l im i t e r , conver t e r . d i r e c t i on , d e l im i t e r ,
current , d e l im i t e r , adc cu r r en t ) )
248 i f ( conver t e r . addr == 21) :
249 print ” vin : %s ” % vin
250 i f ( pout <= conver t e r . pout old ) :
251 conver t e r . d i r e c t i o n=−1∗conver t e r . d i r e c t i o n #change d i r e c t i o n i f we ’ re
going the wrong way
252 print ”addr : %s changed d i r e c t i o n ” % conver t e r . addr
253 conver t e r . pout old = pout #update pou t o l d wi th new va lue
254 #pr i n t ” pou t o l d : %s ” % conver ter . pou t o l d
255 newduty=conver t e r . duty+conver t e r . d i r e c t i o n ∗MPPT STEP SIZE
256 i f ( newduty > DUTYMIN) and ( newduty < DUTYMAX) :
257 conver t e r . writeDuty ( newduty )
258
259 def MPPTrackPeak ( converter , f , cu r r en t ) :
260 vout = conver t e r . readVoltage ( conver t e r . numreads )
261 adc cu r ren t = conver t e r . readCurrent ( conver t e r . numreads )
262 vin = conver t e r . readInputVoltage ( conver t e r . numreads )
263 pout = vout ∗1 .0
264 #header s t r i ng mppt=(”addr ” , ” time ” , ” vout ” , ” vin ” , ” duty ” , ” d i r e c t i o n \n”)
265 timestamp = datet ime . datet ime . now ( )
266 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( conver t e r . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , vout , d e l im i t e r , vin ,
d e l im i t e r , conver t e r . duty , d e l im i t e r , conver t e r . d i r e c t i on , d e l im i t e r ,
current , d e l im i t e r , adc cu r r en t ) )
267 i f ( conver t e r . addr == 21) :
268 print ” vin : %s ” % vin
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269 i f ( pout <= conver t e r . pout old ) :
270 conver t e r . d i r e c t i o n=−1∗conver t e r . d i r e c t i o n #change d i r e c t i o n i f we ’ re
going the wrong way
271 print ”addr : %s changed d i r e c t i o n ” % conver t e r . addr
272 conver t e r . pout old = pout #update pou t o l d wi th new va lue
273 #pr i n t ” pou t o l d : %s ” % conver ter . pou t o l d
274 newduty=conver t e r . duty+conver t e r . d i r e c t i o n ∗MPPT STEP SIZE
275 i f newduty > DUTYMAX:
276 conver t e r . writeDuty ( newduty − i n t (MPPT PEAK OFFSET COEFFICIENT∗
adc cu r ren t ) )
277 conver t e r . d i r e c t i o n=−1∗conver t e r . d i r e c t i o n
278 e l i f ( newduty > DUTYMIN) :
279 conver t e r . writeDuty ( newduty )
280
281 def MPPTSweep( converter , f , cu r r en t ) :
282 numreads=100
283 # i f conver te r . debug :
284 print ”MPPTSweep entered ”
285 conver t e r . writeDuty (DUTYMIN)
286 conver t e r . enab le ( )
287 time . s l e ep ( 0 . 5 )
288 vout=conver t e r . readVoltage ( conver t e r . numreads )
289 # iou t=conver ter . readCurrent ( numreads )
290 iou t=1
291 pout peak=vout∗ i ou t
292 duty peak=conver t e r . duty
293 while ( conver t e r . duty < DUTYMAX) :
294 newduty=conver t e r . duty + MPPT SWEEP STEP
295 conver t e r . writeDuty ( newduty )
296 # i f conver te r . debug :
297
298 time . s l e ep ( . 0001 )
299 # time . s l e e p (1)
300 vout=conver t e r . readVoltage ( conver t e r . numreads )
301 vin=conver t e r . readInputVoltage ( conver t e r . numreads )
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302 print ”Converter %s , wr i t ing duty : %s , vout : %s ” % ( conver t e r . addr ,
newduty , vout )
303 timestamp = datet ime . datet ime . now ( )
304 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( conver t e r . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , conver t e r . vout ,
d e l im i t e r , conver t e r . vin , d e l im i t e r , conver t e r . duty , d e l im i t e r ,
conver t e r . d i r e c t i on , d e l im i t e r , cu r r en t ) )
305 #iou t=conver ter . readCurrent ( numreads )
306 iou t=1
307 pout=vout∗ i ou t
308 i f ( pout >= pout peak ) :
309 duty peak=conver t e r . duty
310 pout peak=pout
311 else :
312 conver t e r . writeDuty ( duty peak )
313 return
314 #conver ter . wri teDuty ( duty peak )
315
316 def MPPTSweepList ( c o n v e r t e r l i s t , f , cu r r en t ) :
317 # i f conver te r . debug :
318 print ”MPPTSweepList entered ”
319
320 for conver t e r in c o n v e r t e r l i s t :
321 conver t e r . writeDuty (DUTYMIN)
322 time . s l e ep ( 0 . 5 )
323 vout=conver t e r . readVoltage ( conver t e r . numreads )
324 # iou t=conver ter . readCurrent ( numreads )
325 adc cu r ren t = conver t e r . readCurrent ( conver t e r . numreads )
326 iou t=1
327 pout peak=vout∗ i ou t
328 duty peak=conver t e r . duty
329 while ( conver t e r . duty < DUTYMAX) :
330 newduty=conver t e r . duty + MPPT SWEEP STEP
331 conver t e r . writeDuty ( newduty )
332 # i f conver te r . debug :
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333 time . s l e ep ( . 0001 )
334 # time . s l e e p (1)
335 vout=conver t e r . readVoltage ( conver t e r . numreads )
336 vin=conver t e r . readInputVoltage ( conver t e r . numreads )
337 print ”Converter %s , wr i t ing duty : %s , vout : %s ” % ( conver t e r . addr
, newduty , vout )
338 timestamp = datet ime . datet ime . now ( )
339 for r e c o rd conv e r t e r in c o n v e r t e r l i s t :
340 timestamp = datet ime . datet ime . now ( )
341 r e c o rd conv e r t e r . readVoltage ( r e c o rd conv e r t e r . numreads )
342 conver t e r . readInputVoltage ( r e c o rd conv e r t e r . numreads )
343 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( r e c o rd conv e r t e r
. addr , d e l im i t e r , timestamp . s t r f t im e ( ”%H%M%S%f ” ) ,
d e l im i t e r , r e c o rd conv e r t e r . vout , d e l im i t e r ,
r e c o rd conv e r t e r . vin , d e l im i t e r , r e c o rd conv e r t e r . duty ,
d e l im i t e r , r e c o rd conv e r t e r . d i r e c t i on , d e l im i t e r , current ,
d e l im i t e r , adc cu r r en t ) )
344 #iou t=conver ter . readCurrent ( numreads )
345 iou t=1
346 pout=vout∗ i ou t
347 i f ( pout >= pout peak ) :
348 duty peak=conver t e r . duty
349 pout peak=pout
350 else :
351 conver t e r . writeDuty ( duty peak )
352 break
353 #conver ter . wri teDuty ( duty peak )
354
355
356 def MPPTPing( c o n v e r t e r l i s t ) :
357 c on v e r t e r a l i v e=0
358 while c on v e r t e r a l i v e < l en ( c o n v e r t e r l i s t ) :
359 c on v e r t e r a l i v e=0
360 for x in c o n v e r t e r l i s t :
361 #x . c l e a rBu f f e r ( )
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362 time . s l e ep ( 0 . 2 )
363 print ”Pinging conver t e r with addr : %s c on v e r t e r a l i v e : %s l en (
c o n v e r t e r l i s t ) : %s ” % (x . addr , c onv e r t e r a l i v e , l en (
c o n v e r t e r l i s t ) )
364 time . s l e ep ( 0 . 2 )
365 #x . ping ()
366 ( return code , r e t u rn va lu e ) = x . ping ( )
367 i f r e tu rn code == 1 :
368 c on v e r t e r a l i v e = c on v e r t e r a l i v e + 1
369 print ” re tu rn code : %s ” % retu rn code
370
371 def IVSweep( s t a r t v o l t ag e , s t opvo l tage , f i l e h a n d l e ) :
372 f = f i l e h a n d l e
373 print ”doing r e gu l a r sweep”
374 sweep vo l tage=s t a r t v o l t a g e
375 s t e p s i z e =(s topvo l tage−s t a r t v o l t a g e ) /NUMSTEPS #w i l l be nega t i v e i f we s top
lower than we s t a r t
376 e load . setMode ( ”VOLT” )
377 e load . setS lew (2000000)
378 e load . setValue ( sweep vo l tage )
379 MPPTPing( c o n v e r t e r l i s t )
380 time . s l e ep ( 0 . 5 )
381 for x in c o n v e r t e r l i s t :
382 x . bypassEnable ( )
383 while ( sweep vo l tage > s topvo l tage ) : #change here i s wanting to go
d i f f e r e n t d i r e c t i o n
384 e load . setValue ( sweep vo l tage )
385 e l oad cu r r en t=eload . readCurrent ( )
386 e l oad vo l t ag e=eload . readVoltage ( )
387 timestamp = datet ime . datet ime . now ( )
388 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r ,
e l oad cur ren t , d e l im i t e r , e l o ad vo l t ag e ) )
389 sweep vo l tage=sweep vo l tage+s t e p s i z e #step down in v o l t a g e to keep
mppt e l e c t r o n i c s up ( f o r bypass purposes )
390 print ( ”bypass sweep done” )
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391
392 def MPPTCurrentSweep ( f i l ehand le mppt , f i l e h a n d l e t r a c k ) :
393 f mppt = f i l ehand le mppt
394 f t r a c k = f i l e h a n d l e t r a c k
395 #bypass d i s a b l e d
396 a a gp i o s e t ( handle , AA GPIO SS)
397 #l e t t h i n g s s e t t l e f o r a b i t
398 time . s l e ep ( 0 . 1 )
399 sweep current=STARTCURRENT
400 c u r r e n t s t e p s i z e=(STOPCURRENT−STARTCURRENT) /NUMSTEPS CURRENT
401 print ” c u r r e n t s t e p s i z e : %s ” % c u r r e n t s t e p s i z e
402 e load . setMode ( ”CURR” )
403 e load . setValue ( sweep current )
404 e load . setS lew (2000000)
405 print ”About to s t a r t MPPT sweep”
406 time . s l e ep ( 0 . 5 )
407 MPPTPing( c o n v e r t e r l i s t )
408 for conver t e r in c o n v e r t e r l i s t :
409 conver t e r . writeDuty (DUTYMIN)
410 conver t e r . enab le ( )
411 time . s l e ep ( 0 . 2 )
412 time . s l e ep ( 0 . 5 )
413 MPPTSweepList ( c o n v e r t e r l i s t , f mppt , sweep current )
414 MPPTSweepList ( c o n v e r t e r l i s t , f mppt , sweep current )
415 while ( sweep current > STOPCURRENT) : #only need to change here i f sweeping
from high to low , s t e p s i z e i s n e ga t i v e i f go ing from high to low
416 # whi l e ( sweep curren t < STOPCURRENT) :
417 print ” s e t t i n g cu r r en t value to : %s ” % sweep current
418 e load . setValue ( sweep current )
419 mppt i t e ra tor=0
420 print ” s t a r t i n g t rack ing ”
421 max eload current = 0
422 max eload voltage = 0
423 max eload power = 0
424 e l oad cu r r en t s =[ ]
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425 e l oad vo l t ag e s =[ ]
426 while ( mppt i t e ra tor < MPPTMAX ITERATIONS) :
427 for x in c o n v e r t e r l i s t :
428 #x .MPPTrack( f mppt , sweep curren t )
429 #MPPTrack( x , f mppt , sweep curren t )
430 MPPTrackPeak (x , f mppt , sweep current )
431 mppt i t e ra tor=mppt i t e ra tor+1
432 e l oad cu r r en t = f l o a t ( e load . readCurrent ( ) )
433 e l oad vo l t ag e = f l o a t ( e load . readVoltage ( ) )
434 e load power = f l o a t ( e l o ad cu r r en t ) ∗ f l o a t ( e l o ad vo l t ag e )
435 e l oad cu r r en t s . append ( e l oad cu r r en t )
436 e l oad vo l t ag e s . append ( e l oad vo l t ag e )
437 i f ( e load power > max eload power ) :
438 max eload power = eload power
439 max eload current = e l oad cu r r en t
440 max eload voltage = e l oad vo l t ag e
441 sweep current=sweep current + cu r r e n t s t e p s i z e
442 timestamp = datet ime . datet ime . now ( )
443 av e r age e l oad cu r r en t=sum( e l oad cu r r en t s ) / l en ( e l oad cu r r en t s )
444 av e r age e l oad vo l t ag e=sum( e l oad vo l t ag e s ) / l en ( e l oad vo l t ag e s )
445 f t r a c k . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t im e ( ”%H%M%S%f ” ) ,
d e l im i t e r , ave rage e load cur ren t , d e l im i t e r , av e r ag e e l oad vo l t ag e
) )
446 print ”done t rack ing ”
447
448 #==========================================================================
449 # MAIN PROGRAM
450 #==========================================================================
451 i f ( l en ( sys . argv ) < 2) :
452 print ”usage : mppt s ingle f i l ename ”
453 print ” ’ f i l ename ’ i s the root f i l ename o f where data w i l l be saved ”
454
455 # sys . e x i t ( )
456
457 f i l e n ame roo t = sys . argv [ 1 ]
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458
459 handle = aa open (PORT)
460 i f ( handle <= 0) :
461 print ”Unable to open Aardvark dev i ce on port %d” % PORT
462 print ”Error code = %d” % handle
463 sys . e x i t ( )
464
465 # Ensure t ha t the I2C subsystem i s enabled , a l s o do I2C
466 #aa con f i gu r e ( handle , AA CONFIG SPI I2C)
467 aa con f i gu r e ( handle , AA CONFIG GPIO I2C)
468
469
470 #t h i s w i l l enab l e s l a v e s e l e c t GPIO as output pin . See page 57 o f aardvark
da tashee t
471 a a gp i o d i r e c t i o n ( handle , AA GPIO SS)
472
473 aa gp i o pu l l up ( handle , AA GPIO SS)
474
475 #se t s l a v e s e l e c t high , t h i s w i l l turn o f f bypass power ( s e t the pmos ga te
high )
476 a a gp i o s e t ( handle , AA GPIO SS)
477
478
479 # Enable the I2C bus pu l l u p r e s i s t o r s (2 . 2 k r e s i s t o r s ) .
480 # This command i s on ly e f f e c t i v e on v2 . 0 hardware or g r ea t e r .
481 # The pu l l u p r e s i s t o r s on the v1 .02 hardware are enab led by d e f a u l t .
482 aa i 2 c pu l l up ( handle , AA I2C PULLUP BOTH)
483
484 # Enable the Aardvark adapter ’ s power supp l y .
485 # This command i s on ly e f f e c t i v e on v2 . 0 hardware or g r ea t e r .
486 # The power pins on the v1 .02 hardware are not enab led by d e f a u l t .
487 aa targe t power ( handle , AATARGETPOWERBOTH)
488
489 # Set the b i t r a t e
490 b i t r a t e = a a i 2 c b i t r a t e ( handle , I2C BITRATE)
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491 print ” B i t r a t e s e t to %d kHz” % b i t r a t e
492
493 d e l im i t e r=’ , ’
494 t=time . s t r f t im e ( ’%Y%m%d ’ )
495 c u r r e n t d i r e c t o r y=os . cu rd i r
496 print ”Current d i r e c t o r y : %s ” % cu r r e n t d i r e c t o r y
497 foldername=cu r r e n t d i r e c t o r y + ”/data/” + t
498 print foldername
499 i f not os . path . e x i s t s ( foldername ) :
500 os . makedirs ( foldername )
501 #f=open ( f i l ename ,”w”)
502 #heade r s t r i n g =(”addr ” , ” vout ” , ” i ou t ” , ” vin ” , ” pout ” , ” pou t o l d ” , ” d i r e c t i o n
” , ” duty ” , ”\n”)
503 #heade r s t r i n g=(”%addr ” , ” time ” , ” duty ” , ” vin ” , ” vout ” , ” i ou t \n”)
504 #f . wr i t e ( d e l im i t e r . j o i n ( h eade r s t r i n g ) )
505
506
507 #pseudo−code :
508 #go through each dev i ce in a l i s t , read i t s duty cyc l e , vin , vout , i l
509
510 addrList = [ADDR1,ADDR2,ADDR3,ADDR4]
511 #addrL i s t =[ADDR1]
512 #debug=True
513 debug=False
514 numreads=10
515 conver t e r1=conver t e r ( handle , ADDR1, 500 , NUMREADS, debug )
516 conver t e r2=conver t e r ( handle , ADDR2, 500 , NUMREADS, debug )
517 conver t e r3=conver t e r ( handle , ADDR3, 500 , NUMREADS, debug )
518 conver t e r4=conver t e r ( handle , ADDR4, 500 , NUMREADS, debug )
519
520 c o n v e r t e r l i s t =[ converter1 , converter2 , conver t e r3 ]
521 #co n v e r t e r l i s t =[ conver te r3 ]
522
523 gpib = p r o l o g i x s e r i a l ( port=”/dev/ttyUSB0” , baud=115200 , debug=False , t imeout
=5)
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524 e load= pro log ix 6060b ( p r o l og i x=gpib , addr=5, mode=”VOLT” , rang=”20” , debug=
False )
525 #eload . setMode (”CURR”)
526 #ping each conver ter and cont inue only i f a l l o f them are responding .
527 MPPTPing( c o n v e r t e r l i s t )
528 #header s t r i n g s f o r the var i ous f i l e s
529 h ead e r s t r i n g=(” time” , ” i l o ad ” , ” vload \n” )
530 header st r ing mppt=(”addr” , ” time” , ”vout” , ” vin ” , ”duty” , ” d i r e c t i o n ” , ”
current , adc cu r r en t \n” )
531
532 f i l e c o u n t e r=0
533 t ime counte r=0
534 #pseudo−code
535 # I t f i r s t runs three separa te sweeps across each diode , i n s t r u c t i n g the user
536 # between each time to r e con f i gu r e the wires .
537 # i t then beg ins the f o l l ow i n g sweep f o r d e s i r ed degrees o f shading (0 , 25 ,
50 , 75 , 100%)
538 # repea t f o r each shading pa t te rn :
539 # i t runs an IV sweep across the e n t i r e panel , wi th MPPT bypassed
540 # This i s f o l l owed by a sweep o f load curren t wi th MPPTs running .
541 shad ing pat t e rn = ( ’ 0 ’ , ’ 25 ’ , ’ 50 ’ , ’ 75 ’ , ’ 100 ’ )
542 yes = se t ( [ ’ yes ’ , ’ y ’ , ’ ye ’ ] )
543 for shad ing percen tage in shad ing pat t e rn :
544 #check to see i f we want to do i n d i v i d u a l d iode sweep
545 print ”Perform ind iv i dua l d iode sweep f o r %s percent shade ? [ y/n ] ” %
shad ing percen tage
546 re sponse = raw input ( )
547 i f r e sponse in yes :
548 for x in c o n v e r t e r l i s t :
549 x . bypassDisab le ( )
550 for diode in range (1 ,4 ) :
551 print ”Performing ind i v i dua l d iode IV sweeps ”
552 print ”Connect e l e c t r o n i c load ac r o s s d iode %s , then pre s s Enter ”
%diode
553 raw input ( )
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554 f i l ename= ”%s shad ing%s d i od e%s . dat” % ( f i l ename root ,
shad ing percentage , d iode ) #t h i s f i l e w i l l save the measured
power and time
555 f=open ( foldername + ”/” + fi lename , ”w” )
556 #f=open ( f i l ename ,”w”)
557 f . wr i t e ( d e l im i t e r . j o i n ( h ead e r s t r i n g ) )
558 IVSweep(STARTVOLTAGE/3 , STOPVOLTAGE, f )
559 f . c l o s e ( )
560 #perform regu l a r IV sweep
561 print ”Connect MPPTs, and connect e l e c t r o n i c load to MPPT outputs , then
pre s s Enter”
562 raw input ( )
563 print ”Performing e l e c t r o n i c load IV sweep ( bypassed ) ”
564 f i l ename= ”%s shad ing%s bypass1 . dat” % ( f i l ename root , shad ing percen tage )
#t h i s f i l e w i l l save the measured power and time
565 f=open ( foldername + ”/” + fi lename , ”w” )
566 #f=open ( f i l ename ,”w”)
567 f . wr i t e ( d e l im i t e r . j o i n ( h ead e r s t r i n g ) )
568 IVSweep(STARTVOLTAGE, STOPVOLTAGE, f )
569 f . c l o s e ( )
570 print ”Performing t rack ing cu r ren t sweep”
571 #MPPT sec t i on
572 fi lename mppt= ”%s shad ing%s mppt . dat” % ( f i l ename root ,
shad ing percen tage ) #t h i s f i l e i s f o r s t o r i n g the opera t i on o f the
MPPTs f o r debugging and check ing t h e i r opera t i on
573 f i l e n ame t r a ck= ”%s shad ing%s t r a ck . dat” % ( f i l ename root ,
shad ing percen tage )#t h i s f i l e w i l l save the measured power and time
574 # f mppt=open ( f i lename mppt , ”w”)
575 f mppt=open ( foldername + ”/” + fi lename mppt , ”w” )
576 timestamp = datet ime . datet ime . now ( )
577 f mppt . wr i t e ( ” time : %s MPPT STEP SIZE : %s MPPTMAX ITERATIONS: %s NUMREADS
: %s DUTYMIN: %s DUTYMAX: %s \n” %(timestamp , MPPT STEP SIZE ,
MPPT MAX ITERATIONS,NUMREADS,DUTYMIN, DUTYMAX) )
578 f mppt . wr i t e ( d e l im i t e r . j o i n ( header st r ing mppt ) )
579 f t r a c k=open ( foldername + ”/” + f i l ename t rack , ”w” )
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580 # f t r a c k=open ( f i l ename track , ”w”)
581 f t r a c k . wr i t e ( d e l im i t e r . j o i n ( h ead e r s t r i n g ) )
582 MPPTCurrentSweep ( f mppt , f t r a c k )
583 f t r a c k . c l o s e ( )
584 f mppt . c l o s e ( )
585 print ”Performing e l e c t r o n i c load IV sweep ( bypassed ) ”
586 f i l ename= ”%s shad ing%s bypass2 . dat” % ( f i l ename root , shad ing percen tage )
#t h i s f i l e w i l l save the measured power and time
587 f=open ( foldername + ”/” + fi lename , ”w” )
588 # f=open ( f i l ename ,”w”)
589 f . wr i t e ( d e l im i t e r . j o i n ( h ead e r s t r i n g ) )
590 IVSweep(STARTVOLTAGE, STOPVOLTAGE, f )
591 f . c l o s e ( )
592
593 a a c l o s e ( handle )
Listing J.2: solar code/mppt switching 1bit feedback.py
1 #!/ bin /env python
2 #This f i l e w i l l sw i tch between IV sweep and MPPT operat ion , f o r long−term
f i e l d measurements .
3 #The MPPT par t employs 1− b i t f eedback , where we s t a r t out at a curren t h i gher
than Impp ,
4 #and reduces i t , u n t i l one o f the buck conver ter h i t s i t s maximum duty cy c l e .
We then s top .
5 #
6 #usage : python mpp t sw i t c h i n g 1b i t f e ed back . py roo t f i l ename
7
8 #==========================================================================
9 # IMPORTS
10 #==========================================================================
11 import sys
12 import time
13 import datet ime
14 #from aardvark32 . aardvark py import ∗
15 from aardvark64 . aardvark py import ∗
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16 from array import array
17 from p i lawa in s t rument s import ∗
18 import os
19 import glob
20 #==========================================================================
21 # CONSTANTS
22 #==========================================================================
23 #BUFFER SIZE = 2048
24 I2C BITRATE = 400
25 PORT = 0
26 ADDR1=21
27 ADDR2=22
28 ADDR3=23
29 ADDR4=24
30 PACKET LENGTH=6
31 CLEAR BUFFER MESSAGE=99
32 MAXRESENDS=3 #number o f t imes to resend an i2c message i f the count read i s
not co r r e c t
33 #READ DELAY=0.1 #minimum seems to be 0.05 to preven t hangups
34 READDELAY=0.1 #minimum seems to be 0.05 to preven t hangups
35 VOUT DIVIDER=(100+10) /10.0
36 VIN DIVIDER=(100+10) /10.0
37 VREF=2.54 #mic rocon t ro l l e r v r e f va l ue
38 ADCMAX=1024
39 #debug=True
40 DUTYCOMMAND=1
41 VOLTAGECOMMAND=2
42 CURRENTCOMMAND=3
43 ENABLECOMMAND=4
44 CLEARBUFFERCOMMAND = 5
45 VOLTAGE INCOMMAND = 6
46 BYPASS ENABLE COMMAND = 7
47 BYPASSDISABLECOMMAND = 8
48 PINGCOMMAND = 9
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49 command string=(”NOCOMMAND” , ”DUTYCOMMAND” , ”VOLTAGECOMMAND” , ”CURRENTCOMMAND
” , ”ENABLECOMMAND” , ”CLEARBUFFERCOMMAND” , ”VOLTAGE INCOMMAND” , ”
BYPASS ENABLECOMMAND” , ”BYPASSDISABLECOMMAND” , ”PINGCOMMAND”)
50 MPPT SWEEP STEP = 100
51 MPPT STEP SIZE = 6
52 MPPTMAX ITERATIONS=20.0
53 NUMREADS = 100 # number o f reads f o r the ADC on each sampl ing i n t e r v a l
54 DUTYMIN = 100
55 DUTYMAX = 990
56
57
58 #swi tch opera t i on cons tan ts
59 STARTVOLTAGE=45.0
60 STOPVOLTAGE=0.0 #MUST HAVE THE .0 AT THE END!
61 NUMSTEPS=50.0
62 FINISHTIME=2000 #i . e 20:00 hours , 8 pm f o r Americans .
63 NUMSTEPS CURRENT=5.0
64 STARTCURRENT=5.5
65 STOPCURRENT=1.0
66 # on Saleae l o g i c , s e t f o r 7− b i t address d i s p l a y only .
67
68 #==========================================================================
69 # CLASSES
70 #==========================================================================
71
72 class conver t e r :
73 def i n i t ( s e l f , handle , addr=1, duty=500 , numreads=10,debug=False ) :
74 s e l f . handle=handle
75 s e l f . addr=addr
76 s e l f . duty=duty
77 s e l f . numreads=numreads
78 s e l f . debug=debug
79 s e l f . d i r e c t i o n=1
80 s e l f . vout=0
81 s e l f . vou t o ld=0
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82 s e l f . pout o ld=0
83 s e l f . i ou t=0
84 s e l f . v in=0
85
86 #s e l f . i n i t i a l i z e ( )
87
88 def sendMessage ( s e l f , command , parameter ) :
89 command byte=command
90 t ran smit by te 1=parameter>>8 #higher order b i t s
91 t ran smit by te 2=parameter & 0xFF
92 send ar ray=array ( ’B ’ , [ command byte , t ran smit by te 1 , t ran smit by te 2 ,
command byte , t ran smit by te 1 , t ran smit by te 2 ] )
93
94 i f s e l f . debug : print ” send ing command : %s send ar ray : %s to addr : %s ”
% ( command string [ command byte ] , send array , s e l f . addr )
95 count = aa i 2 c w r i t e ( s e l f . handle , s e l f . addr , AA I2C NO FLAGS ,
send ar ray )
96 i f ( count != ( l en ( send ar ray ) ) ) :
97 print ” e r r o r sending , addr : %s , command %s , r e c e i v e count : %d” % (
s e l f . addr , command string [ command byte ] , count )
98 return (0 ,0 )
99 i f s e l f . debug : print ” send count : %d” % count
100 time . s l e ep (READDELAY)
101 i f (command==CLEARBUFFERCOMMAND) :
102 return (1 ,1 )
103 ( count , data in ) = aa i 2 c r e ad ( s e l f . handle , s e l f . addr , AA I2C NO FLAGS
,PACKET LENGTH)
104 i f s e l f . debug : print ” data in : %s ” % data in
105 i f ( count != (PACKET LENGTH) ) :
106 print ” e r r o r r e c e i v i n g , addr : %s , command %s , r e c e i v e count : %d” %
( s e l f . addr , command string [ command byte ] , count )
107 return (0 ,0 )
108 i f ( ( data in [ 0 ] == data in [ 3 ] ) and ( data in [ 1 ] == data in [ 4 ] ) and (
data in [ 2 ] == data in [ 5 ] ) ) :
109 value=data in [1]∗256+ data in [ 2 ]
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110 return (1 , va lue )
111 return (0 ,0 )
112
113 def writeDuty ( s e l f , duty ) :
114 ( r e tu rn va lue , readback duty ) = s e l f . sendMessage (DUTYCOMMAND, duty )
115 i f ( r e t u rn va lu e == 1) and ( readback duty == duty ) :
116 s e l f . duty=duty # update i n t e r n a l duty i f message was s u c c e s s f u l
117 return 1 #to i n d i c a t e t ha t the command was execu ted proper l y
118 else :
119 print ”writeDuty e r r o r ”
120 return 0
121
122 def readVoltage ( s e l f , numreads ) :
123 ( r e tu rn va lue , v o l t ag e r e ad ) = s e l f . sendMessage (VOLTAGECOMMAND,
numreads )
124 i f r e t u rn va lu e !=1:
125 print ” readVoltage e r r o r ”
126 s e l f . vout=(vo l t ag e r e ad /numreads ) ∗VREF/ADCMAX∗VOUT DIVIDER
127 return s e l f . vout
128
129 def readInputVoltage ( s e l f , numreads ) :
130 ( r e tu rn va lue , v o l t ag e r e ad ) = s e l f . sendMessage (VOLTAGE INCOMMAND,
numreads )
131 i f r e t u rn va lu e !=1:
132 print ” readInputVoltage e r r o r ”
133 s e l f . v in=(vo l t ag e r e ad /numreads ) ∗VREF/ADCMAX∗VIN DIVIDER
134 return s e l f . v in
135
136
137 def readCurrent ( s e l f , numreads ) :
138 ( r e tu rn va lue , cu r r en t ) = s e l f . sendMessage (CURRENTCOMMAND, numreads )
139 i f r e t u rn va lu e !=1:
140 print ” readCurrent e r r o r ”
141 s e l f . i ou t=cur ren t
142 return cu r r en t
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143
144 def c l e a rBu f f e r ( s e l f ) :
145 s e l f . sendMessage (CLEARBUFFERCOMMAND, 0)
146
147 def ping ( s e l f ) :
148 return s e l f . sendMessage (PINGCOMMAND, 0)
149
150 def bypassEnable ( s e l f ) :
151 #s e l f . enab l e ( )
152 #s e l f . wri teDuty (1000)
153 #br ing a pin down
154 #se t the s l a v e s e l e c t pin low , t h i s w i l l turn on the pmos a t tached to
the 5V bus on separa te usb cab le , and power i s o l a t e d 5V supp l y to
ga te o f bypass mosfet
155 #aa gp i o s e t ( handle , 0)
156 s e l f . sendMessage (BYPASSENABLECOMMAND, 0)
157
158 def bypassDisab le ( s e l f ) :
159 s e l f . sendMessage (BYPASSENABLECOMMAND, 0)
160 #aa gp i o s e t ( handle , AA GPIO SS)
161
162 def enab le ( s e l f ) :
163 ( r e tu rn va lue , readback enab le ) = s e l f . sendMessage (ENABLECOMMAND, 0)
164 i f ( r e t u rn va lu e == 1) :
165 return 1 #to i n d i c a t e t ha t the command was execu ted proper l y
166 else :
167 print ” enab le e r r o r ”
168 return 0
169
170
171 def MPPTrack ( s e l f , f , cu r r en t ) :
172 s e l f . readVoltage ( s e l f . numreads )
173 s e l f . readCurrent ( s e l f . numreads )
174 s e l f . readInputVoltage ( s e l f . numreads )
175 pout=s e l f . vout ∗1 .0
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176 #header s t r i ng mppt=(”addr ” , ” time ” , ” vout ” , ” vin ” , ” duty ” , ” d i r e c t i o n
\n”)
177 timestamp = datet ime . datet ime . now ( )
178 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( s e l f . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , s e l f . vout ,
d e l im i t e r , s e l f . vin , d e l im i t e r , s e l f . duty , d e l im i t e r , s e l f .
d i r e c t i on , d e l im i t e r , cu r r en t ) )
179
180 #pout=s e l f . vout ∗ s e l f . i ou t
181 i f ( pout <= s e l f . pout o ld ) :
182 s e l f . d i r e c t i o n=−1∗ s e l f . d i r e c t i o n #change d i r e c t i o n i f we ’ re going
the wrong way
183 print ”addr : %s changed d i r e c t i o n ” % s e l f . addr
184 s e l f . pout o ld = pout #update pou t o l d wi th new va lue
185 newduty=s e l f . duty+s e l f . d i r e c t i o n ∗MPPT STEP SIZE
186 i f ( newduty > DUTYMIN) and ( newduty < DUTYMAX) :
187 s e l f . writeDuty ( newduty )
188
189 def MPPTSweep( s e l f , f , cu r r en t ) :
190 numreads=100
191 # i f conver te r . debug :
192 print ”MPPTSweep entered ”
193 s e l f . writeDuty (DUTYMIN)
194 s e l f . enab le ( )
195 time . s l e ep ( 0 . 5 )
196 vout=s e l f . readVoltage ( s e l f . numreads )
197 # iou t=s e l f . readCurrent ( numreads )
198 iou t=1
199 pout peak=vout∗ i ou t
200 duty peak=s e l f . duty
201 while ( s e l f . duty < DUTYMAX) :
202 newduty=s e l f . duty + MPPT SWEEP STEP
203 s e l f . writeDuty ( newduty )
204 # i f s e l f . debug :
205
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206 time . s l e ep ( . 0001 )
207 # time . s l e e p (1)
208 vout=s e l f . readVoltage ( s e l f . numreads )
209 vin=s e l f . readInputVoltage ( s e l f . numreads )
210 print ”Converter %s , wr i t ing duty : %s , vout : %s ” % ( s e l f . addr ,
newduty , vout )
211 timestamp = datet ime . datet ime . now ( )
212 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( s e l f . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , s e l f . vout ,
d e l im i t e r , s e l f . vin , d e l im i t e r , s e l f . duty , d e l im i t e r , s e l f
. d i r e c t i on , d e l im i t e r , cu r r en t ) )
213 #iou t=s e l f . readCurrent ( numreads )
214 iou t=1
215 pout=vout∗ i ou t
216 i f ( pout >= pout peak ) :
217 duty peak=s e l f . duty
218 pout peak=pout
219 else :
220 s e l f . writeDuty ( duty peak )
221 return
222 #conver ter . wri teDuty ( duty peak )
223
224
225 #==========================================================================
226 # FUNCTIONS
227 #==========================================================================
228
229 def MPPTrack ( converter , f , cu r r en t ) :
230 vout = conver t e r . readVoltage ( conver t e r . numreads )
231 #conver ter . readCurrent ( conver te r . numreads )
232 vin = conver t e r . readInputVoltage ( conver t e r . numreads )
233 pout = vout ∗1 .0
234 #header s t r i ng mppt=(”addr ” , ” time ” , ” vout ” , ” vin ” , ” duty ” , ” d i r e c t i o n \n”)
235 timestamp = datet ime . datet ime . now ( )
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236 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( conver t e r . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , vout , d e l im i t e r , vin ,
d e l im i t e r , conver t e r . duty , d e l im i t e r , conver t e r . d i r e c t i on , d e l im i t e r ,
cu r r en t ) )
237
238 #pout=conver ter . vout ∗ conver te r . i ou t
239 print ”pout : %s pout old : %s d i r e c t i o n : %s ” % ( pout , conver t e r . pout old ,
conver t e r . d i r e c t i o n )
240 i f ( pout <= conver t e r . pout old ) :
241 conver t e r . d i r e c t i o n=−1∗conver t e r . d i r e c t i o n #change d i r e c t i o n i f we ’ re
going the wrong way
242 print ”addr : %s changed d i r e c t i o n ” % conver t e r . addr
243 conver t e r . pout old = pout #update pou t o l d wi th new va lue
244 print ” pout old : %s ” % conver t e r . pout old
245 newduty=conver t e r . duty+conver t e r . d i r e c t i o n ∗MPPT STEP SIZE
246 i f ( newduty > DUTYMIN) and ( newduty < DUTYMAX) :
247 conver t e r . writeDuty ( newduty )
248
249
250 def MPPTSweep( converter , f , cu r r en t ) :
251 numreads=100
252 # i f conver te r . debug :
253 print ”MPPTSweep entered ”
254 conver t e r . writeDuty (DUTYMIN)
255 conver t e r . enab le ( )
256 time . s l e ep ( 0 . 5 )
257 vout=conver t e r . readVoltage ( conver t e r . numreads )
258 # iou t=conver ter . readCurrent ( numreads )
259 iou t=1
260 pout peak=vout∗ i ou t
261 duty peak=conver t e r . duty
262 while ( conver t e r . duty < DUTYMAX) :
263 newduty=conver t e r . duty + MPPT SWEEP STEP
264 conver t e r . writeDuty ( newduty )
265 # i f conver te r . debug :
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266
267 time . s l e ep ( . 0001 )
268 # time . s l e e p (1)
269 vout=conver t e r . readVoltage ( conver t e r . numreads )
270 vin=conver t e r . readInputVoltage ( conver t e r . numreads )
271 print ”Converter %s , wr i t ing duty : %s , vout : %s ” % ( conver t e r . addr ,
newduty , vout )
272 timestamp = datet ime . datet ime . now ( )
273 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( conver t e r . addr , d e l im i t e r ,
timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r , conver t e r . vout ,
d e l im i t e r , conver t e r . vin , d e l im i t e r , conver t e r . duty , d e l im i t e r ,
conver t e r . d i r e c t i on , d e l im i t e r , cu r r en t ) )
274 #iou t=conver ter . readCurrent ( numreads )
275 iou t=1
276 pout=vout∗ i ou t
277 i f ( pout >= pout peak ) :
278 duty peak=conver t e r . duty
279 pout peak=pout
280 else :
281 conver t e r . writeDuty ( duty peak )
282 return
283 #conver ter . wri teDuty ( duty peak )
284
285 def MPPTSweepList ( c o n v e r t e r l i s t , f , cu r r en t ) :
286 # i f conver te r . debug :
287 print ”MPPTSweepList entered ”
288
289 for conver t e r in c o n v e r t e r l i s t :
290 conver t e r . writeDuty (DUTYMIN)
291 time . s l e ep ( 0 . 5 )
292 vout=conver t e r . readVoltage ( conver t e r . numreads )
293 # iou t=conver ter . readCurrent ( numreads )
294 iou t=1
295 pout peak=vout∗ i ou t
296 duty peak=conver t e r . duty
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297 while ( conver t e r . duty < DUTYMAX − MPPT SWEEP STEP) : #don ’ t want to go
a l l the way up
298 newduty=conver t e r . duty + MPPT SWEEP STEP
299 conver t e r . writeDuty ( newduty )
300 # i f conver te r . debug :
301 time . s l e ep ( . 0001 )
302 # time . s l e e p (1)
303 vout=conver t e r . readVoltage ( conver t e r . numreads )
304 vin=conver t e r . readInputVoltage ( conver t e r . numreads )
305 print ”Converter %s , wr i t ing duty : %s , vout : %s ” % ( conver t e r . addr
, newduty , vout )
306 timestamp = datet ime . datet ime . now ( )
307 for r e c o rd conv e r t e r in c o n v e r t e r l i s t :
308 timestamp = datet ime . datet ime . now ( )
309 r e c o rd conv e r t e r . readVoltage ( r e c o rd conv e r t e r . numreads )
310 conver t e r . readInputVoltage ( r e c o rd conv e r t e r . numreads )
311 f . wr i t e ( ”%s%s%s%s%s%s%s%s%s%s%s%s%s \n” % ( r e c o rd conv e r t e r .
addr , d e l im i t e r , timestamp . s t r f t im e ( ”%H%M%S%f ” ) , d e l im i t e r
, r e c o rd conv e r t e r . vout , d e l im i t e r , r e c o rd conv e r t e r . vin ,
d e l im i t e r , r e c o rd conv e r t e r . duty , d e l im i t e r ,
r e c o rd conv e r t e r . d i r e c t i on , d e l im i t e r , cu r r en t ) )
312 #iou t=conver ter . readCurrent ( numreads )
313 iou t=1
314 pout=vout∗ i ou t
315 i f ( pout >= pout peak ) :
316 duty peak=conver t e r . duty
317 pout peak=pout
318 else :
319 conver t e r . writeDuty ( duty peak )
320 break
321 #conver ter . wri teDuty ( duty peak )
322
323
324 def MPPTPing( c o n v e r t e r l i s t ) :
325 c on v e r t e r a l i v e=0
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326 while c on v e r t e r a l i v e < l en ( c o n v e r t e r l i s t ) :
327 c on v e r t e r a l i v e=0
328 for x in c o n v e r t e r l i s t :
329 #x . c l e a rBu f f e r ( )
330 time . s l e ep ( 0 . 2 )
331 print ”Pinging conver t e r with addr : %s c on v e r t e r a l i v e : %s l en (
c o n v e r t e r l i s t ) : %s ” % (x . addr , c onv e r t e r a l i v e , l en (
c o n v e r t e r l i s t ) )
332 time . s l e ep ( 0 . 2 )
333 #x . ping ()
334 ( return code , r e t u rn va lu e ) = x . ping ( )
335 i f r e tu rn code == 1 :
336 c on v e r t e r a l i v e = c on v e r t e r a l i v e + 1
337 print ” re tu rn code : %s ” % retu rn code
338
339
340 #==========================================================================
341 # MAIN PROGRAM
342 #==========================================================================
343 #i f ( l en ( sys . argv ) < 2) :
344 # pr i n t ” usage : a a i 2 c f i l e f i l ename”
345 # pr i n t ” ’ f i l ename ’ i s the f i l ename where to send processed data ”
346
347 # sys . e x i t ( )
348
349 r oo t f i l e n ame = sys . argv [ 1 ]
350
351 handle = aa open (PORT)
352 i f ( handle <= 0) :
353 print ”Unable to open Aardvark dev i ce on port %d” % PORT
354 print ”Error code = %d” % handle
355 sys . e x i t ( )
356
357 # Ensure t ha t the I2C subsystem i s enabled , a l s o do I2C
358 #aa con f i gu r e ( handle , AA CONFIG SPI I2C)
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359 aa con f i gu r e ( handle , AA CONFIG GPIO I2C)
360
361
362 #t h i s w i l l enab l e s l a v e s e l e c t GPIO as output pin . See page 57 o f aardvark
da tashee t
363 a a gp i o d i r e c t i o n ( handle , AA GPIO SS)
364
365 aa gp i o pu l l up ( handle , AA GPIO SS)
366
367 #se t s l a v e s e l e c t high , t h i s w i l l turn o f f bypass power ( s e t the pmos ga te
high )
368 a a gp i o s e t ( handle , AA GPIO SS)
369
370
371 # Enable the I2C bus pu l l u p r e s i s t o r s (2 . 2 k r e s i s t o r s ) .
372 # This command i s on ly e f f e c t i v e on v2 . 0 hardware or g r ea t e r .
373 # The pu l l u p r e s i s t o r s on the v1 .02 hardware are enab led by d e f a u l t .
374 aa i 2 c pu l l up ( handle , AA I2C PULLUP BOTH)
375
376 # Enable the Aardvark adapter ’ s power supp l y .
377 # This command i s on ly e f f e c t i v e on v2 . 0 hardware or g r ea t e r .
378 # The power pins on the v1 .02 hardware are not enab led by d e f a u l t .
379 aa targe t power ( handle , AATARGETPOWERBOTH)
380
381 # Set the b i t r a t e
382 b i t r a t e = a a i 2 c b i t r a t e ( handle , I2C BITRATE)
383 print ” B i t r a t e s e t to %d kHz” % b i t r a t e
384
385 d e l im i t e r=’ , ’
386 t=time . s t r f t im e ( ’%Y%m%d ’ )
387 c u r r e n t d i r e c t o r y=os . cu rd i r
388 print ”Current d i r e c t o r y : %s ” % cu r r e n t d i r e c t o r y
389 foldername=cu r r e n t d i r e c t o r y + ”/data/” + t
390 print foldername
391 i f not os . path . e x i s t s ( foldername ) :
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392 os . makedirs ( foldername )
393 #f=open ( f i l ename ,”w”)
394 #heade r s t r i n g =(”addr ” , ” vout ” , ” i ou t ” , ” vin ” , ” pout ” , ” pou t o l d ” , ” d i r e c t i o n
” , ” duty ” , ”\n”)
395 #heade r s t r i n g=(”%addr ” , ” time ” , ” duty ” , ” vin ” , ” vout ” , ” i ou t \n”)
396 #f . wr i t e ( d e l im i t e r . j o i n ( h eade r s t r i n g ) )
397
398
399 #pseudo−code :
400 #go through each dev i ce in a l i s t , read i t s duty cyc l e , vin , vout , i l
401
402 addrList = [ADDR1,ADDR2,ADDR3,ADDR4]
403 #addrL i s t =[ADDR1]
404 #debug=True
405 debug=False
406 numreads=10
407 conver t e r1=conver t e r ( handle , ADDR1, 500 , NUMREADS, debug )
408 conver t e r2=conver t e r ( handle , ADDR2, 500 , NUMREADS, debug )
409 conver t e r3=conver t e r ( handle , ADDR3, 500 , NUMREADS, debug )
410 conver t e r4=conver t e r ( handle , ADDR4, 500 , NUMREADS, debug )
411
412 c o n v e r t e r l i s t =[ converter1 , converter2 , conver t e r3 ]
413 #co n v e r t e r l i s t =[ conver te r2 ]
414
415 gpib = p r o l o g i x s e r i a l ( port=”/dev/ttyUSB0” , baud=115200 , debug=False , t imeout
=5)
416 e load= pro log ix 6060b ( p r o l og i x=gpib , addr=5, mode=”VOLT” , rang=”20” , debug=
True )
417 #eload . setMode (”CURR”)
418
419
420 MPPTPing( c o n v e r t e r l i s t )
421
422
423 #PSEUDO−CODE
– 331 –
Python Control Code for Distributed MPPT
424
425 #in d i rec tory , c r ea t e su bd i r e c t o r y wi th today ’ s date .
426 #opera t i on : t o g g l e between MPPT opera t i on and r e gu l a r opera t i on . Number
f i l enames , a l l ending in odd are regu l ar , a l l even are d i s t r i b u t e d MPPT
427 #setup MPPT communication
428 h ead e r s t r i n g=(” time” , ” i l o ad ” , ” vload \n” )
429 header st r ing mppt=(”addr” , ” time” , ”vout” , ” vin ” , ”duty” , ” d i r e c t i o n ” , ”
cu r r en t \n” )
430 e x i s t i n g f i l e s l i s t = glob . g lob ( ” . / data/%s/data ∗ . dat” %t )
431 #i f d i r e c t o r y e x i s t s , then counter = number o f f i l e s named t e s t ∗ . t x t
432 i = len ( e x i s t i n g f i l e s l i s t )
433 f i l e c o u n t e r=0
434 t ime counte r=0
435 duty over f l ow = False #ind i ca t o r used f o r 1− b i t f eedback to l e t us know tha t
load curren t shou l d not be reduced f u r t h e r .
436 keeprunning = True
437 while keeprunning i s True :
438 #whi l e ( t ime counter < FINISHTIME) : #run t h i s loop u n t i l a pre−s e t f i n i s h time
.
439 f i l ename= ”%s data%s . dat” % ( root f i l ename , f i l e c o u n t e r ) #t h i s f i l e w i l l
save the measured power and time
440 f=open ( foldername + ”/” + fi lename , ”w” )
441 timestamp = time . s t r f t im e ( ’%Y%m%d%H%M%S ’ )
442 f . wr i t e ( ” time : %s MPPT STEP SIZE : %s MPPTMAX ITERATIONS: %s NUMREADS: %s
DUTYMIN: %s DUTYMAX: %s \n” %(timestamp , MPPT STEP SIZE ,
MPPT MAX ITERATIONS,NUMREADS,DUTYMIN, DUTYMAX) )
443 f . wr i t e ( d e l im i t e r . j o i n ( h ead e r s t r i n g ) )
444 #%%%%%%%%%%%%%
445 #SWEEP SECTION
446 #%%%%%%%%%%%%%
447 i f f i l e c o u n t e r%2==0: #even number , do a r e gu l a r sweep
448 print ”doing r e gu l a r sweep , f i l e c o u n t e r : %s ” % f i l e c o u n t e r
449 sweep vo l tage=STARTVOLTAGE
450 s t e p s i z e =(STOPVOLTAGE−STARTVOLTAGE) /NUMSTEPS #w i l l be nega t i v e i f we
s top lower than we s t a r t
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451 # pr i n t ” s t e p s i z e %s” % s t e p s i z e
452 e load . setMode ( ”VOLT” )
453 e load . setS lew (2000000)
454 e load . setValue ( sweep vo l tage )
455 MPPTPing( c o n v e r t e r l i s t )
456 time . s l e ep ( 0 . 5 )
457 for x in c o n v e r t e r l i s t :
458 x . bypassEnable ( )
459 #bypass enab led
460 a a gp i o s e t ( handle , 0)
461 time . s l e ep (READDELAY)
462 while ( sweep vo l tage > STOPVOLTAGE) : #change here i s wanting to go
d i f f e r e n t d i r e c t i o n
463 # for x in c o n v e r t e r l i s t :
464 # x . bypassEnab le ( )
465 e load . setValue ( sweep vo l tage )
466 e l oad cu r r en t=eload . readCurrent ( )
467 e l oad vo l t ag e=eload . readVoltage ( )
468 timestamp = datet ime . datet ime . now ( )
469 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t im e ( ”%H%M%S%f ” ) ,
d e l im i t e r , e l oad cur ren t , d e l im i t e r , e l o ad vo l t ag e ) )
470 sweep vo l tage=sweep vo l tage+s t e p s i z e #step down in v o l t a g e to
keep mppt e l e c t r o n i c s up ( f o r bypass purposes )
471 print ( ” bypass sweep done” )
472 f . c l o s e ( )
473
474 #%%%%%%%%%%%%%
475 #MPPT SECTION
476 #%%%%%%%%%%%%%
477 else : #odd number , do a sweep wi th d i s t r i b u t e d MPPTs
478 fi lename mppt=”%s mppt%s . dat ” % ( root f i l ename , f i l e c o u n t e r ) #t h i s
f i l e i s f o r s t o r i n g the opera t i on o f the MPPTs f o r debugging and
check ing t h e i r opera t i on
479 f mppt=open ( foldername + ”/” + fi lename mppt , ”w” )
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480 f mppt . wr i t e ( ” time : %s MPPT STEP SIZE : %s MPPTMAX ITERATIONS: %s
NUMREADS: %s DUTYMIN: %s DUTYMAX: %s \n” %(timestamp ,
MPPT STEP SIZE ,MPPT MAX ITERATIONS,NUMREADS,DUTYMIN, DUTYMAX) )
481 f mppt . wr i t e ( d e l im i t e r . j o i n ( header st r ing mppt ) )
482 print ”doing MPPT sweep , f i l e c o u n t e r : %s ” % f i l e c o u n t e r
483 #bypass d i s a b l e d
484 a a gp i o s e t ( handle , AA GPIO SS)
485 #l e t t h i n g s s e t t l e f o r a b i t
486 time . s l e ep ( 0 . 1 )
487 sweep current=STARTCURRENT
488 c u r r e n t s t e p s i z e =(STOPCURRENT−STARTCURRENT) /NUMSTEPS CURRENT
489 print ” c u r r e n t s t e p s i z e : %s ” % c u r r e n t s t e p s i z e
490 e load . setMode ( ”CURR” )
491 e load . setValue ( sweep current )
492 e load . setS lew (2000000)
493 print ”About to s t a r t MPPT sweep”
494 time . s l e ep ( 0 . 5 )
495 MPPTPing( c o n v e r t e r l i s t )
496 # for x in c o n v e r t e r l i s t :
497 # MPPTPing( c o n v e r t e r l i s t )
498 # MPPTSweep( x , f mppt , sweep curren t )
499 #x .MPPTSweep( f mppt , sweep curren t )
500 for conver t e r in c o n v e r t e r l i s t :
501 conver t e r . writeDuty (DUTYMIN)
502 conver t e r . enab le ( )
503 time . s l e ep ( 0 . 2 )
504 time . s l e ep ( 0 . 5 )
505 MPPTSweepList ( c o n v e r t e r l i s t , f mppt , sweep current )
506 MPPTSweepList ( c o n v e r t e r l i s t , f mppt , sweep current )
507 duty over f l ow = False
508 while ( ( sweep current > STOPCURRENT) and ( du ty over f l ow i s False ) ) : #
only need to change here i f sweeping from high to low , s t e p s i z e i s
n e ga t i v e i f go ing from high to low
509 # whi l e ( sweep curren t < STOPCURRENT) :
510 print ” s e t t i n g cu r r en t value to : %s ” % sweep current
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511 e load . setValue ( sweep current )
512 mppt i t e ra tor=0
513 print ” s t a r t i n g t rack ing ”
514 max eload current = 0
515 max eload voltage = 0
516 max eload power = 0
517 while ( mppt i t e ra tor < MPPTMAX ITERATIONS) :
518 for x in c o n v e r t e r l i s t :
519 #x .MPPTrack( f mppt , sweep curren t )
520 MPPTrack (x , f mppt , sweep current )
521 #1 b i t f eedback , check f o r duty cy c l e maxed−out
522 i f x . duty >= ( DUTYMAX − MPPT STEP SIZE) :
523 duty over f l ow = True
524 print ”Duty over f low , done with cu r ren t sweep”
525
526 mppt i t e ra tor=mppt i t e ra tor+1
527 e l oad cu r r en t = eload . readCurrent ( )
528 e l oad vo l t ag e = eload . readVoltage ( )
529 e load power = f l o a t ( e l o ad cu r r en t ) ∗ f l o a t ( e l o ad vo l t ag e )
530 i f ( e load power > max eload power ) :
531 max eload power = eload power
532 max eload current = e l oad cu r r en t
533 max eload voltage = e l oad vo l t ag e
534 sweep current=sweep current + c u r r e n t s t e p s i z e
535 timestamp = datet ime . datet ime . now ( )
536 f . wr i t e ( ”%s%s%s%s%s \n” % ( timestamp . s t r f t im e ( ”%H%M%S%f ” ) ,
d e l im i t e r , max e load current , d e l im i t e r , max e load voltage ) )
537 print ”done t rack ing ”
538 #pr i n t ” i l o a d :%s” % e l oad cu r r en t ,
539 #pr i n t ” v l oad :%s” % e l o a d v o l t a g e
540 f . c l o s e ( )
541 t ime counte r=in t ( time . s t r f t im e ( ’%H%M’ ) )
542 f i l e c o u n t e r=f i l e c o u n t e r+1
543
544
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545 # Close the dev i ce
546 a a c l o s e ( handle )
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